Logo
Accordance Search Group

Design Engineer - FPGA

Accordance Search Group, Marlborough, Massachusetts, us, 01752

Save Job

Base pay range

$127,000.00/yr - $200,000.00/yr Additional compensation

Annual Bonus and RSUs Job Description

Job Description: Responsibilities

Design system level architectures and FPGA module within Verilog and/or VHDL Development of simulations for systems and modules Synthesizing VHDL and/or Verilog to FPGA products Analyze timing results, implement design changes required to close timing, and develop timing constraints Collaborate and generate on required development requirements, design documents, verification and specification protocols Partner and work closely with hardware teams and hardware engineers, interpreting data sheets and schematics, and bringing up boards Participate in multi-functional reviews and conduct design and code reviews Control and maintain FPGA code revision history Own and drive technical issues to resolution Debug and integrate design in the laboratory Bonus opportunity Equity (750 RSUs) with 3-year vesting period Relocation Assistance provided Qualifications

MUST HAVE Active United States Secret Security Clearance Bachelor’s Degree in Computer Engineering, Electrical Engineering, or related field US Citizenship is required 5+ years of FPGA design experience Experience with Programmable Logic EDA tools like Intel/Altera Quartus, AMD/Xilinx ISE/Vivado, Synopsis Synplify, Siemens/Mentor Graphics, SoftCore Micro embedments in Microchip, etc. Proven track record in designing and implementing FPGA modules using VHDL and/or Verilog with simulation and test bench development 100% onsite role – must be willing to work in Tampa, FL, Marlborough, MA, or Carlsbad, CA Seniorities

Mid-Senior level Employment type

Full-time Job function

Engineering and Project Management Industries Telecommunications and Engineering Services Get notified about new Design Engineer jobs in Marlborough, MA. Note: This refined description focuses on core responsibilities and qualifications while removing extraneous boilerplate and non-essential posting details.

#J-18808-Ljbffr