Logo
Jobs via Dice

FPGA DSP Firmware Engineer

Jobs via Dice, Arlington, Virginia, United States, 22201

Save Job

Position: FPGA DSP Firmware Engineer Leidos , Advanced Warfare Technology (AWT) Division, is seeking an experienced FPGA DSP Firmware Engineer to lead a firmware design team in the development, simulation, and integration of challenging DSP FPGA designs and RF sensor systems for electronic warfare (EW) sensor applications.

Primary Responsibilities

Lead the firmware design team to design, integrate, and test DSP FPGA solutions for EW sensor systems.

Evaluate project firmware requirements and design solutions that meet project goals, communicating design intent to program leadership.

Develop, implement, debug, and verify firmware to ensure proper functionality, performance, and reliability.

Incorporate client feedback into firmware revisions while managing budgetary and time constraints.

Keep the team updated on technological developments and industry best practices.

Lead design and development of innovative reconfigurable Software‑Defined Radio (SDR) architectures, sensor systems, and data acquisition solutions from air/space to ground deployments.

Analyze schematic diagrams for high‑speed digital and/or analog circuitry in FPGA‑centric systems.

Develop and maintain requirements documents, engineering drawings, and configuration management policies for FPGA project hierarchy.

Prepare test plans and procedures; support lab and field testing execution.

Conduct experimental tests on latest FPGA and SoC evaluation boards, evaluate results, and develop specifications for next‑generation component selection.

Provide status reports to project managers and/or division production managers as required.

Travel and work at remote sites as occasionally required.

Basic Qualifications

Active U.S. Government Secret clearance.

Full‑time availability at the Arlington, VA facility.

Experience with FPGA Integrated Design Environment toolsets such as Xilinx Vivado and Mentor Graphics ModelSim.

Knowledge of latest SoC implementations (e.g., Xilinx Zynq Ultrascale+, Intel Stratix‑10, Xilinx RFSoC).

Proficiency in hardware descriptor languages (VHDL, Verilog) and/or MATLAB models.

Experience generating and verifying design constraints, synthesis, and timing performance reports.

Hands‑on design and test experience with signal‑processing concepts (FFTs, channelizers, digital filters, digital modulation, down/up‑conversion, adaptive processing) and their HDL implementation.

Familiarity with common signaling standards and IP hard macros (SERDES, PLLs, PCIe, JESD204B, LVDS).

Proficiency with hardware integration, test, and debug tools (high‑speed logic analyzers, oscilloscopes, spectrum analyzers).

Bachelor’s degree in Electrical Engineering, Computer Engineering, or a related field.

Minimum of 8 years of relevant experience, including at least 2 years in a technical leadership position.

Preferred Qualifications

Experience writing test software in C/C++ or assembly language to validate designs.

Experience with high‑speed (>20 GHz) design techniques.

Embedded processor SoC design experience (ARM or RISC‑V).

Proven experience in military/aerospace high‑reliability electronic warfare product development, especially radiation‑hardened or space‑grade FPGA card design.

Subject‑matter expertise in high‑speed digital hardware, embedded firmware & software, and miniaturized high‑performance EW systems.

Expertise in thermal management for FPGA card design in high‑altitude conduction‑cooled applications.

Ability to obtain TS/SCI clearance.

Benefits

Competitive benefits package including 4+ weeks paid time off, 11 paid holidays, 401(k) with 6% company match and immediate vesting, flexible schedules, discounted stock purchase plans, technical up‑skilling opportunities, education and training support, parental paid leave, and more.

Location:

Arlington, VA (full‑time, on‑site at company facility)

Leidos is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, protected veteran status, or disability status.

#J-18808-Ljbffr