Harris Geospatial Solutions
Sr. Specialist, Electrical Engineer (ASIC / FPGA Design) Engineer)
Harris Geospatial Solutions, Herndon, Virginia, United States, 22070
Overview
Job Title: Sr. Specialist ASIC/FPGA Senior Design Engineer Job Code: 30428 Job Location:
Herndon, VA (on-site) Schedule:
9/80 Regular L3Harris is dedicated to recruiting and developing high-performing talent who are passionate about what they do. Our employees are unified in a shared dedication to our customers’ mission and quest for professional growth. L3Harris provides an inclusive, engaging environment designed to empower employees and promote work-life success. Fundamental to our culture is an unwavering focus on values, dedication to our communities, and commitment to excellence in everything we do. L3Harris Technologies is the Trusted Disruptor in the defense industry. With customers’ mission-critical needs always in mind, our employees deliver end-to-end technology solutions connecting the space, air, land, sea and cyber domains in the interest of national security.
Job Context Reported to the Manager, Engineering (ASIC/FPGA), the Senior Design Engineer will be part of the key ASIC/FPGA design team, responsible for leading and driving the delivery of FPGA/ASICs for high-speed crypto applications. S/he will architect and implement high-speed crypto architectures on ASICs/Xilinx Zynq/MPSOC class FPGAs, with hands-on design/debug with Ethernet, TCP/IP protocols.
L3Harris uses state-of-the-art EDA flows/methodologies including Synopsys DC/Primetime/Synplify, Xilinx/Intel/Microchip EDA with HLS, Mentor EDA Family suite: Questa, VIPs, UVM framework, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), Questa Lint, and Catapult (HLS).
This is a key, high-impact role to ensure robust quality and delivery of communication products for National Security.
Essential Functions
Derive engineering specifications from system requirements and develop detailed architecture.
Plan and execute design (RTL AND/OR HLS (C++ to RTL)) and RTL quality (RDC, CDC, Formal, Lint).
Generate test plans.
Perform module level verification, synthesis/STA, lab debug, SW-driven validation on Linux based SOC evaluation boards.
Silicon/FPGA bring up, characterization and production ramp/support/collateral.
Qualifications
Bachelor’s degree in Electrical Engineering or equivalent degree, and minimum 6 years of prior relevant experience (or Master’s degree plus 4 years of prior relevant experience) developing, implementing, and verification of high-performance communications/networking ASIC/FPGA products.
Possess active SECRET Clearance.
Proficiency in mapping algorithms and standards (Ethernet, TCP/IP, AXI) to hardware and architecture/system design tradeoffs.
Proficient in VHDL design process and FPGA flow.
Knowledge of Ethernet, TCP/IP protocols.
Strong logic/board debug, and analytical skills.
Excellent written, verbal, and presentation skills.
Preferred Additional Skills
Prior experience in Aerospace / Defense.
Experience in C++ (OOP).
Experience in Xilinx MPSOC design with writing/debugging with SDKs, BSPs on bare metal/PetaLinux OS.
Experience with High level synthesis (Xilinx Vivado HLS, AND/OR Mentor Calypto).
Experience with Universal Verification Mythology (UVM).
Experience with project leadership and EVM.
Compensation and Benefits
In compliance with pay transparency requirements, the salary range for this role is $104,500 - $193,500. This is not a guarantee of compensation or salary, as final offer amount may vary based on factors including but not limited to experience and geographic location. L3Harris also offers a variety of benefits, including health and disability insurance, 401(k) match, flexible spending accounts, EAP, education assistance, parental leave, paid time off, and company-paid holidays. The specific programs and options available to an employee may vary depending on date of hire, schedule type, and the applicability of collective bargaining agreements.
#
#J-18808-Ljbffr
Job Title: Sr. Specialist ASIC/FPGA Senior Design Engineer Job Code: 30428 Job Location:
Herndon, VA (on-site) Schedule:
9/80 Regular L3Harris is dedicated to recruiting and developing high-performing talent who are passionate about what they do. Our employees are unified in a shared dedication to our customers’ mission and quest for professional growth. L3Harris provides an inclusive, engaging environment designed to empower employees and promote work-life success. Fundamental to our culture is an unwavering focus on values, dedication to our communities, and commitment to excellence in everything we do. L3Harris Technologies is the Trusted Disruptor in the defense industry. With customers’ mission-critical needs always in mind, our employees deliver end-to-end technology solutions connecting the space, air, land, sea and cyber domains in the interest of national security.
Job Context Reported to the Manager, Engineering (ASIC/FPGA), the Senior Design Engineer will be part of the key ASIC/FPGA design team, responsible for leading and driving the delivery of FPGA/ASICs for high-speed crypto applications. S/he will architect and implement high-speed crypto architectures on ASICs/Xilinx Zynq/MPSOC class FPGAs, with hands-on design/debug with Ethernet, TCP/IP protocols.
L3Harris uses state-of-the-art EDA flows/methodologies including Synopsys DC/Primetime/Synplify, Xilinx/Intel/Microchip EDA with HLS, Mentor EDA Family suite: Questa, VIPs, UVM framework, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), Questa Lint, and Catapult (HLS).
This is a key, high-impact role to ensure robust quality and delivery of communication products for National Security.
Essential Functions
Derive engineering specifications from system requirements and develop detailed architecture.
Plan and execute design (RTL AND/OR HLS (C++ to RTL)) and RTL quality (RDC, CDC, Formal, Lint).
Generate test plans.
Perform module level verification, synthesis/STA, lab debug, SW-driven validation on Linux based SOC evaluation boards.
Silicon/FPGA bring up, characterization and production ramp/support/collateral.
Qualifications
Bachelor’s degree in Electrical Engineering or equivalent degree, and minimum 6 years of prior relevant experience (or Master’s degree plus 4 years of prior relevant experience) developing, implementing, and verification of high-performance communications/networking ASIC/FPGA products.
Possess active SECRET Clearance.
Proficiency in mapping algorithms and standards (Ethernet, TCP/IP, AXI) to hardware and architecture/system design tradeoffs.
Proficient in VHDL design process and FPGA flow.
Knowledge of Ethernet, TCP/IP protocols.
Strong logic/board debug, and analytical skills.
Excellent written, verbal, and presentation skills.
Preferred Additional Skills
Prior experience in Aerospace / Defense.
Experience in C++ (OOP).
Experience in Xilinx MPSOC design with writing/debugging with SDKs, BSPs on bare metal/PetaLinux OS.
Experience with High level synthesis (Xilinx Vivado HLS, AND/OR Mentor Calypto).
Experience with Universal Verification Mythology (UVM).
Experience with project leadership and EVM.
Compensation and Benefits
In compliance with pay transparency requirements, the salary range for this role is $104,500 - $193,500. This is not a guarantee of compensation or salary, as final offer amount may vary based on factors including but not limited to experience and geographic location. L3Harris also offers a variety of benefits, including health and disability insurance, 401(k) match, flexible spending accounts, EAP, education assistance, parental leave, paid time off, and company-paid holidays. The specific programs and options available to an employee may vary depending on date of hire, schedule type, and the applicability of collective bargaining agreements.
#
#J-18808-Ljbffr