Logo
Apple Inc.

Analog & Mixed Signal IP Design & Validation Engineer

Apple Inc., Cupertino, California, United States, 95014

Save Job

Analog & Mixed Signal IP Design & Validation Engineer Cupertino, California, United States Hardware Description You will collaborate closely with cross-functional teams including architecture, RTL design, verification, signal integrity, packaging, board design, DFT and ESD to ensure seamless PHY integration, feature verification and power delivery.This position offers substantial technical leadership opportunities and a direct impact on the development of next-generation high-speed connectivity solutions. You will thrive in a collaborative environment, engaging regularly with peers and management, fostering innovation, technical growth and career development. Minimum Qualifications

BSEE with 10+ years of proven experience. Preferred Qualifications

PhD in Electrical Engineering with 7+ years of experience or MSEE with 10+ years of experience. Solid understanding and experience of designing analog mixed signal circuit blocks including Bandgap, biasing circuits, LDO regulators, amplifiers, comparators, switched-cap circuits, ADCs, DACs, Oscillators, Filters. Solid understanding of analog mixed-signal concepts like mismatch mitigation, linearity, stability, low-power and low-noise techniques. Solid understanding and experience with digitally assisted analog design concepts (e.g. background calibrations, LMS based adaptive loops). Hands-on experience to drive lab and production testing, debug, and data analysis Hands-on experience with AMS IC development from definition to high-volume production including layout supervision, bench evaluation, correlation, and characterization. Skills in scripting and automation to enhance efficiency are highly desirable. Experience in high-speed serial links, with knowledge of common high-speed SerDes protocols like PCIe, USB, DP, and MPHY. Knowledge of Tx/Rx equalization techniques and circuits, including CTLE, DFE, and de-emphasis, as well as CDR architectures and implementations. Knowledge of common high-speed SerDes protocols (e.g., PCIe, USB, DP, MPHY) is highly desired. Exposure to firmware assisted mixed signal IP development is desirable. Knowledge and inquisitiveness in AI/ML domains, and ability to apply the concepts for improved silicon performance, and also for productivity improvements in the design/validation of the IP. At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $181,100 and $318,400, and your base pay will depend on your skills, qualifications, experience, and location.

The following information aims to provide potential candidates with a better understanding of the requirements for this role.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program. Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

#J-18808-Ljbffr