NPAworldwide
Sr ASIC/FPGA Cryptographic Hardware Engineer
NPAworldwide, Cambridge, Massachusetts, us, 02140
Sr ASIC/FPGA Cryptographic Hardware Engineer
A Senior ASIC/FPGA Hardware Engineer for Cryptographic Systems architects, specifies, and ensures proper design & implementation of hardware-based security solutions.
Overview The engineer develops the architecture and specification for ASIC or FPGA-based hardware designs. They translate requirements to front-end RTL designers and guide the back-end implementation team to achieve a secure hardware design. The engineer also works with systems-level designers to develop documentation, test plans, and software interfaces to the hardware solution. The candidate must demonstrate knowledge of cryptography systems and hardware security.
Responsibilities
Design and simulate circuits at transistor-level to implement architecture and requirement specifications.
Contribute to system-level design and optimize hardware designs for performance, power, and cost.
Evaluate the hardware feasibility of complex algorithms and requirements.
Independently contribute to complex chip architectures and designs; independently drive solutions to complex problems.
Develop requirements, propose ways forward when customer requirements are unclear or incomplete, and adapt to changes in requirements.
Contribute to business development and proposal activities.
Develop, document, and teach best practices to less experienced engineers.
Perform or guide physical layout, including floor-planning, and simulate circuits using extracted parasitics.
Perform other duties as assigned.
Skills/Abilities
Proficiency in integrated circuit design and understanding of ICs, semiconductors, and computer architecture.
Ability to write detailed design specifications.
Ability to manage small technical teams; excellent verbal and written communication skills.
Strong mathematical, organizational, time management, analytical, and problem-solving skills.
Ability to prioritize tasks and meet deadlines.
Education Requires a bachelor's degree in Engineering, or related field. Masters degree preferred.
Experience Requires 5-7 years of experience with a bachelor’s degree, or 3-5 years with a master’s degree, or 0-2 years with a PhD in ASIC Hardware Engineering or related.
Preferred qualifications
Cryptography: Knowledge of post-quantum cryptography (PQC) is a plus; knowledge of side channel analysis is a plus; knowledge of lightweight cryptography is a plus.
Hardware Security: Knowledge of secure key storage technologies, hardware primitives such as TRNG and PUF, anti-tamper and TEMPEST is a plus.
Security protocols: Knowledge of secure boot, attestation, key wrap, certificates, MFA is a plus.
Cryptography and security concepts: Asymmetric/public key cryptosystems (ECC, RSA), symmetric cryptography (AES, MACs), cryptographic protocols and schemes, memory isolation, secure enclaves.
Standards: Knowledge and experience of NSA and NIST certification processes is a plus.
Other Applicants selected for this position will be required to obtain and maintain a government security clearance.
#J-18808-Ljbffr
Overview The engineer develops the architecture and specification for ASIC or FPGA-based hardware designs. They translate requirements to front-end RTL designers and guide the back-end implementation team to achieve a secure hardware design. The engineer also works with systems-level designers to develop documentation, test plans, and software interfaces to the hardware solution. The candidate must demonstrate knowledge of cryptography systems and hardware security.
Responsibilities
Design and simulate circuits at transistor-level to implement architecture and requirement specifications.
Contribute to system-level design and optimize hardware designs for performance, power, and cost.
Evaluate the hardware feasibility of complex algorithms and requirements.
Independently contribute to complex chip architectures and designs; independently drive solutions to complex problems.
Develop requirements, propose ways forward when customer requirements are unclear or incomplete, and adapt to changes in requirements.
Contribute to business development and proposal activities.
Develop, document, and teach best practices to less experienced engineers.
Perform or guide physical layout, including floor-planning, and simulate circuits using extracted parasitics.
Perform other duties as assigned.
Skills/Abilities
Proficiency in integrated circuit design and understanding of ICs, semiconductors, and computer architecture.
Ability to write detailed design specifications.
Ability to manage small technical teams; excellent verbal and written communication skills.
Strong mathematical, organizational, time management, analytical, and problem-solving skills.
Ability to prioritize tasks and meet deadlines.
Education Requires a bachelor's degree in Engineering, or related field. Masters degree preferred.
Experience Requires 5-7 years of experience with a bachelor’s degree, or 3-5 years with a master’s degree, or 0-2 years with a PhD in ASIC Hardware Engineering or related.
Preferred qualifications
Cryptography: Knowledge of post-quantum cryptography (PQC) is a plus; knowledge of side channel analysis is a plus; knowledge of lightweight cryptography is a plus.
Hardware Security: Knowledge of secure key storage technologies, hardware primitives such as TRNG and PUF, anti-tamper and TEMPEST is a plus.
Security protocols: Knowledge of secure boot, attestation, key wrap, certificates, MFA is a plus.
Cryptography and security concepts: Asymmetric/public key cryptosystems (ECC, RSA), symmetric cryptography (AES, MACs), cryptographic protocols and schemes, memory isolation, secure enclaves.
Standards: Knowledge and experience of NSA and NIST certification processes is a plus.
Other Applicants selected for this position will be required to obtain and maintain a government security clearance.
#J-18808-Ljbffr