LanceSoft, Inc.
This range is provided by LanceSoft, Inc.. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.
Base pay range $80.00/hr - $105.00/hr
Direct message the job poster from LanceSoft, Inc.
Manager ( USA and Canada Staffing / Recruitment ) - Semiconductor / VLSI / EDA / Embedded Job Title
- RTL DFX/DFT Design Engineer (Combination work experience of RTL Design and DFT)
Job Location
- San Jose-CA or Onsite/Hybrid or Fully remote also for right candidate
Job Description-
This is a position for senior level RTL design engineer. As a part of the design team, candidate will be exposed to several IPs including Gbit SERDES, UCIe, PCIe I/F & high frequency design. Successful candidates will be participating in the DFX RTL coding/integration of leading edge I/O SoC in 3 nm processes.
This
DFX RTL Design Engineer
is expected to contribute in :
Implementation of SOC DFT features (TAP controller, GPIOs, ESD structures etc) into RTL using Verilog/system verilog, responsible for all RTL checks including lint/elab/CDC/RDC with 0-waivers, SOC level JTAG/IJTAG implementation (RTL/ICL/PDL), Gate level simulation using Synopsys VCS and Verdi, SOC-level SDC development and hand-off to PD, UPF development and hand-off to PD, Spyglass bringup and analysis for scan readiness/test coverage gaps. Candidate will also be engaged in silicon bring-up and debug as needed.
Candidate must have a
BS in EE or CS. MS
is a plus.
Seniority level Mid-Senior level
Employment type Contract
Job function Semiconductor Manufacturing
Referrals increase your chances of interviewing at LanceSoft, Inc. by 2x
Get notified about new System-on-Chip Design Engineer jobs in
Santa Clara, CA .
Sunnyvale, CA $111,000.00-$131,000.00 5 days ago
San Mateo, CA $127,500.00-$240,000.00 1 week ago
Sunnyvale, CA $170,000.00-$240,000.00 1 week ago
Sunnyvale, CA $139,000.00-$200,000.00 1 week ago
Mountain View, CA $40.00-$60.00 1 month ago
Hardware Engineer, Platforms, University Graduate Sunnyvale, CA $105,000.00-$151,000.00 2 weeks ago
Santa Clara, CA $140,000.00-$190,000.00 2 months ago
Electrical Hardware Engineer (Early Career) Mountain View, CA $148,000.00-$172,000.00 2 weeks ago
Electrical Engineer, Abuse & Test Engineering San Jose, CA $90,000.00-$140,000.00 1 month ago
Fremont, CA $120,000.00-$220,000.00 1 month ago
Santa Clara, CA $80,000.00-$130,000.00 2 days ago
Mountain View, CA $150,000.00-$230,000.00 3 months ago
Redwood City, CA $95,000.00-$155,000.00 5 days ago
New College Grad, Staff Engineer Technology Development Sunnyvale, CA $80,500.00-$131,813.00 2 weeks ago
Livermore, CA $75,000.00-$275,000.00 1 week ago
Redwood City, CA $95,000.00-$155,000.00 4 days ago
Electrical Engineer/Senior Electrical Engineer - Power Distribution Livermore, CA $75,000.00-$164,000.00 1 week ago
Santa Clara, CA $83,000.00-$104,000.00 3 months ago
Electrical Engineering Internship, Prototyping Sr VLSI Design Engineer (Physical Design, New College Grad, Masters) San Jose, CA $144,000.00-$180,000.00 6 days ago
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Base pay range $80.00/hr - $105.00/hr
Direct message the job poster from LanceSoft, Inc.
Manager ( USA and Canada Staffing / Recruitment ) - Semiconductor / VLSI / EDA / Embedded Job Title
- RTL DFX/DFT Design Engineer (Combination work experience of RTL Design and DFT)
Job Location
- San Jose-CA or Onsite/Hybrid or Fully remote also for right candidate
Job Description-
This is a position for senior level RTL design engineer. As a part of the design team, candidate will be exposed to several IPs including Gbit SERDES, UCIe, PCIe I/F & high frequency design. Successful candidates will be participating in the DFX RTL coding/integration of leading edge I/O SoC in 3 nm processes.
This
DFX RTL Design Engineer
is expected to contribute in :
Implementation of SOC DFT features (TAP controller, GPIOs, ESD structures etc) into RTL using Verilog/system verilog, responsible for all RTL checks including lint/elab/CDC/RDC with 0-waivers, SOC level JTAG/IJTAG implementation (RTL/ICL/PDL), Gate level simulation using Synopsys VCS and Verdi, SOC-level SDC development and hand-off to PD, UPF development and hand-off to PD, Spyglass bringup and analysis for scan readiness/test coverage gaps. Candidate will also be engaged in silicon bring-up and debug as needed.
Candidate must have a
BS in EE or CS. MS
is a plus.
Seniority level Mid-Senior level
Employment type Contract
Job function Semiconductor Manufacturing
Referrals increase your chances of interviewing at LanceSoft, Inc. by 2x
Get notified about new System-on-Chip Design Engineer jobs in
Santa Clara, CA .
Sunnyvale, CA $111,000.00-$131,000.00 5 days ago
San Mateo, CA $127,500.00-$240,000.00 1 week ago
Sunnyvale, CA $170,000.00-$240,000.00 1 week ago
Sunnyvale, CA $139,000.00-$200,000.00 1 week ago
Mountain View, CA $40.00-$60.00 1 month ago
Hardware Engineer, Platforms, University Graduate Sunnyvale, CA $105,000.00-$151,000.00 2 weeks ago
Santa Clara, CA $140,000.00-$190,000.00 2 months ago
Electrical Hardware Engineer (Early Career) Mountain View, CA $148,000.00-$172,000.00 2 weeks ago
Electrical Engineer, Abuse & Test Engineering San Jose, CA $90,000.00-$140,000.00 1 month ago
Fremont, CA $120,000.00-$220,000.00 1 month ago
Santa Clara, CA $80,000.00-$130,000.00 2 days ago
Mountain View, CA $150,000.00-$230,000.00 3 months ago
Redwood City, CA $95,000.00-$155,000.00 5 days ago
New College Grad, Staff Engineer Technology Development Sunnyvale, CA $80,500.00-$131,813.00 2 weeks ago
Livermore, CA $75,000.00-$275,000.00 1 week ago
Redwood City, CA $95,000.00-$155,000.00 4 days ago
Electrical Engineer/Senior Electrical Engineer - Power Distribution Livermore, CA $75,000.00-$164,000.00 1 week ago
Santa Clara, CA $83,000.00-$104,000.00 3 months ago
Electrical Engineering Internship, Prototyping Sr VLSI Design Engineer (Physical Design, New College Grad, Masters) San Jose, CA $144,000.00-$180,000.00 6 days ago
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr