ASIC Engineering Technical Leader (Design)
Join to apply for the ASIC Engineering Technical Leader (Design) role at Cisco
ASIC Engineering Technical Leader (Design)
Join to apply for the ASIC Engineering Technical Leader (Design) role at Cisco
This range is provided by Cisco. Your actual pay will be based on your skills and experience talk with your recruiter to learn more.
Base pay range
$165,700.00/yr - $232,900.00/yr
The application window is expected to close on 7/30/25.
This role will be based onsite out of our San Jose, CA office.
The Common Hardware Group (CHG) delivers the silicon, optics, and hardware platforms for Cisco's core Switching, Routing, and Wireless products. We design the networking hardware for Enterprises and Service Providers of various sizes, the Public Sector, and Non-Profit Organizations across the world.
Cisco Silicon One (#CiscoSiliconOne) is the only unifying silicon architecture in the market that enables customers to deploy the best-of-breed silicon from Top of Rack (TOR) switches all the way through web scale data centers and across service provider, enterprise networks, and data centers with a fully unified routing and switching portfolio. Come join us and take part in shaping Cisco's ground-breaking solutions by designing, developing and testing some of the most complex ASICs being developed in the industry.
Meet the Team
Our group offers a unique combination of a startup culture with the benefits of working for the leading networking company in the world. You will engage in dynamic collaboration with Senior micro-architects, designers, verification engineers and interact with cross-functional software and product teams, working together to ensure the successful deployment of the ASIC in products.
Your Impact
- Development of high-performance designs/ASICs from specification to tape-out.
- Micro-architectural definition, writing micro-architecture and implementation specifications.
- Implement Verilog RTL to meet timing and performance requirements.
- Help define, evolve, and support our design methodology.
- Collaborate with the verification, PD, DFT, Package and SW teams to develop next generation ASICs.
- Perform diagnostic and post silicon validation tests in the lab.
- Work with hardware and software teams to triage and root cause system, software, and customer failures.
- Bachelors degree in Electrical or Computer engineering and 8+ years of ASIC Design experience.
- Experience with Verilog and System Verilog programming.
- Experience in architecture and micro architecture development.
- Experience delivering ASIC designs from specification to tape-out.
- Master's degree in Electrical or Computer engineering and 6+ years of ASIC Design experience.
- Proven experience meeting and delivering project milestones and deadlines.
- Ability to communicate technical concepts to audiences spanning executives to junior engineers.
- Demonstrated ability in troubleshooting and debugging.
- Scripting experience (Python, Perl, TCL, shell programming).
At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era and beyond. Weve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Simply put we power the future.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and youll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Seniority level
Seniority level
Not Applicable
Employment type
Employment type
Full-time
Job function
Industries
Computer Hardware Manufacturing, Software Development, and Computer Networking Products
Referrals increase your chances of interviewing at Cisco by 2x
Get notified about new Engineering Technical Lead jobs in San Jose, CA .
Manager, Software Engineering, Observability
Mountain View, CA $147,000.00-$240,000.00 2 weeks ago
Software Engineering Manager, Systems and Infrastructure
Redwood City, CA $224,000.00-$270,000.00 1 week ago
San Francisco Bay Area $225,000.00-$275,000.00 2 weeks ago
Manager, Software Engineering - Agents Platform
Sunnyvale, CA $257,000.00-$285,500.00 1 day ago
Manager, Software Engineering - Product Application Infrastructure Team
Manager, Software Engineering - Product Application Infrastructure, Localization
Mountain View, CA $147,000.00-$240,000.00 1 week ago
Menlo Park, CA $220,000.00-$235,000.00 3 weeks ago
Mountain View, CA $252,000.00-$308,000.00 3 days ago
Senior Manager, Software Engineering (NGFW Platform)
Sr Software Engineering Manager (Global Protect)
Mountain View, CA $160,000.00-$210,000.00 2 weeks ago
Sunnyvale, CA $143,000.00-$286,000.00 2 weeks ago
Senior Engineering Manager - Enterprise AI Platform
Software Engineering Manager, Infrastructure
Sunnyvale, CA $177,000.00-$251,000.00 1 week ago
San Jose, CA $233,200.00-$311,300.00 2 weeks ago
Santa Clara, CA $172,512.00-$269,550.00 6 days ago
Sunnyvale, CA $143,000.00-$286,000.00 2 weeks ago
(USA) Senior Manager, Software Engineering
Sunnyvale, CA $143,000.00-$286,000.00 2 weeks ago
Were unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr