Logo
Cadence

Design Engineering Director (San Jose)

Cadence, San Jose

Save Job

Join to apply for the Design Engineering Director role at Cadence

Continue with Google Continue with Google

Join to apply for the Design Engineering Director role at Cadence

Get AI-powered advice on this job and more exclusive features.

Sign in to access AI-powered advices

Continue with Google Continue with Google

Continue with Google Continue with Google

Continue with Google Continue with Google

Continue with Google Continue with Google

Continue with Google Continue with Google

Continue with Google Continue with Google

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Design Engineering Director -HPP
The role will be a key player in organization responsible for Characterizing and validating Analog and Digital IP based Silicon Solutions at Cadence.
Candidate should possess strong leadership skills with ability to manage multiple priorities and guide team members on day-to-day lab tests and silicon characterization activities. Ownership of tasks, ability to collaborate with remote teams located worldwide and clear communication skills, are must have attributes in this role. Coordination with R&D, Marketing teams in defining the scope and delivering the results in time are critical.
Minimum Qualifications & Professional Experience

  • 10-15 years (with BTech) or 10 years (with MTech) experience in Post-Silicon PHY, Systems Interop and Compliance testing.
  • 2-3 years of management experience leading/mentoring a small team of engineers
  • Physical Layer and Protocol layer experience on AT LEAST ONE High speed SERDES on Ethernet/PCIe/CXL/UCIe/
  • Debug skills and Experience in using lab equipment such as Oscilloscopes, Bit Error Rate Testers, Protocol Exercisers, Analyzers.
  • Proficient with Ethernet, PCIe, UCIe standards and Protocols. Proven experience to interpret the standards specification to develop Electrical and Protocol, Interoperability and Compliance test suites to validate the silicon.
  • Ability to isolate the PHY and controller (MAC/PCS) features to test, develop calibration / compliance lab suites and characterize.
  • Architect and design Printed circuit boards in Schematic and layout level. Familiarity with peripheral chips, high speed interface design techniques, Signal and Power integrity checks / analysis and fixes needed to meet the performance requirements.
  • Experience in PCIe/UCIe LTSSM states / UCIe Interfaces / Ethernet standards is a plus.
  • Proven experience in developing lab automation scripts and test result analysis to debug and root cause silicon failures.
  • Expertise in developing ESD/Latchup/ HTOL tests to meet industry standards reliability qualification & specification
  • Expert level knowledge in Verilog RTL coding for FPGA, python,C/C++
The annual salary range for California is $178,500 to $331,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.
Were doing work that matters. Help us solve what others cant.

Seniority level

  • Seniority level

    Director

Employment type

  • Employment type

    Full-time

Job function

  • Job function

    Engineering and Information Technology

  • Industries

    Software Development

Referrals increase your chances of interviewing at Cadence by 2x

Sign in to set job alerts for Director of Design Engineering roles.

Continue with Google Continue with Google

Continue with Google Continue with Google

Sr. Manager/Director, Mechanical Engineering

Redwood City, CA $240,000 - $280,000 3 days ago

San Jose, CA
$173,300.00
-
$323,600.00
1 day ago

Sunnyvale, CA
$264,000.00
-
$342,000.00
1 week ago

San Jose, CA
$233,200.00
-
$311,300.00
2 weeks ago

Mountain View, CA
$220,000.00
-
$240,000.00
2 weeks ago

Senior Director of Industrial and Multimarket IC Design Engineering

San Jose, CA
$186,100.00
-
$288,995.00
1 day ago

Sr. Director of Hardware Systems Engineering

Director of Engineering, Perception Data

Mountain View, CA
$332,000.00
-
$421,000.00
1 week ago

Redwood City, CA
$224,000.00
-
$270,000.00
1 week ago

Palo Alto, CA
$248,700.00
-
$342,000.00
12 hours ago

DIRECTOR, MODULE HARDWARE DESIGN AT ANTORA ENERGY (SAN JOSE, CA)

San Jose, CA
$165,000.00
-
$215,000.00
1 month ago

Director of Engineering, BART Silicon Valley Program

Director - Supply Chain Strategy & Engineering

Fremont, CA
$274,000.00
-
$317,000.00
2 weeks ago

Sunnyvale, CA $261,000 - $313,000 1 week ago

Menlo Park, CA $253,000 - $314,000 2 weeks ago

Palo Alto, CA $250,000 - $325,000 2 weeks ago

Founding Director of Design, AI Experiences

Palo Alto, CA $248,700 - $342,000 2 weeks ago

Director of Engineering - Pay Product (Remote)

Director of Field Application Engineering

San Jose, CA $200,000 - $300,000 1 week ago

Were unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr