Logo
Amazon

Senior SERDES Design Engineer, Project Kuiper

Amazon, San Diego, California, United States, 92154

Save Job

Join to apply for the

Senior SERDES Design Engineer, Project Kuiper

role at

Amazon 2 weeks ago Be among the first 25 applicants Join to apply for the

Senior SERDES Design Engineer, Project Kuiper

role at

Amazon Get AI-powered advice on this job and more exclusive features. Description

Below, you will find a complete breakdown of everything required of potential candidates, as well as how to apply Good luck.

Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. Description

Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world.

Come work at Amazon!

The Role

As Senior SERDES Design Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will work closely with an internal inter-disciplinary team, and third-party suppliers to drive key aspects of product definition, execution and optimization. You must be responsive, flexible and able to succeed within an open collaborative peer environment.

As a member of the Kuiper Silicon Development team, you will be responsible for the SERDES sub-system that is part of the digital-beamformer SOCs for the phased-array antennas, both for the Satellite products as well as the Customer Terminal ones.

Export Control Requirement

Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum

Key job responsibilities

In This Role You Will

Support the internal Kuiper teams in the integration and optimization of the various high-speed SERDES links in phased-array antenna systems Simulate of 32Gbps SERDES IP for satellite communications Integrate 112Gbps PAM-4 SERDES IP into complex SoCs in advanced CMOS nodes

Basic Qualifications

Bachelor's degree in Electrical / Communications Engineering or related field 7+ years experience in SERDES design Experience with high-speed, low-power SERDES IP, especially the PHY layer

Preferred Qualifications

Master’s / PhD degree in Electrical / Communications Engineering or related field10+ years of hands on experience in high-speed (112Gbps), low power (