Apple Inc.
Memory Performance Engineer, Platform Architecture
Apple Inc., Cupertino, California, United States, 95014
Memory Performance Engineer, Platform Architecture
Cupertino, California, United States | Hardware Description
You will be responsible for developing SoC-level solutions that shape the architecture of Apple's future System-on-Chips. Your work will be crucial in delivering optimal performance and power efficiency for Apple’s products. Collaborating with hardware and software teams, your duties include: C++ performance modeling of architectural proposals Writing architectural specifications with multidisciplinary teams Analyzing measured and simulated data to compare design options Developing architectural solutions with cross-functional teams Enhancing Apple's modeling platform through API and tool development Presenting data-driven analysis to inform architecture and design decisions Measuring and analyzing existing SoC workloads Occasional international travel Minimum Qualifications
Knowledge of memory controller techniques for DDRx and LPDDRx technologies Understanding of memory access patterns in CPU, GPU, Camera/Video, or Machine Learning accelerators and cache usage Preferred Qualifications
MS or PhD in CS, EE, or related fields 3+ years of relevant experience Knowledge of QoS solutions for SoCs Experience in performance modeling and microarchitecture studies Contributed to SoC design projects at micro-architectural or RTL levels Proficiency with revision control systems like GIT Compensation and Benefits
The base salary range for this role is $143,100 to $264,200, depending on skills and experience. Apple offers comprehensive benefits, including medical, dental, retirement plans, stock options, educational reimbursement, and more. Eligibility for bonuses, stock programs, and relocation varies by role and location. Equal Opportunity Statement
Apple is committed to diversity and inclusion, providing equal employment opportunities regardless of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or other protected characteristics.
#J-18808-Ljbffr
Cupertino, California, United States | Hardware Description
You will be responsible for developing SoC-level solutions that shape the architecture of Apple's future System-on-Chips. Your work will be crucial in delivering optimal performance and power efficiency for Apple’s products. Collaborating with hardware and software teams, your duties include: C++ performance modeling of architectural proposals Writing architectural specifications with multidisciplinary teams Analyzing measured and simulated data to compare design options Developing architectural solutions with cross-functional teams Enhancing Apple's modeling platform through API and tool development Presenting data-driven analysis to inform architecture and design decisions Measuring and analyzing existing SoC workloads Occasional international travel Minimum Qualifications
Knowledge of memory controller techniques for DDRx and LPDDRx technologies Understanding of memory access patterns in CPU, GPU, Camera/Video, or Machine Learning accelerators and cache usage Preferred Qualifications
MS or PhD in CS, EE, or related fields 3+ years of relevant experience Knowledge of QoS solutions for SoCs Experience in performance modeling and microarchitecture studies Contributed to SoC design projects at micro-architectural or RTL levels Proficiency with revision control systems like GIT Compensation and Benefits
The base salary range for this role is $143,100 to $264,200, depending on skills and experience. Apple offers comprehensive benefits, including medical, dental, retirement plans, stock options, educational reimbursement, and more. Eligibility for bonuses, stock programs, and relocation varies by role and location. Equal Opportunity Statement
Apple is committed to diversity and inclusion, providing equal employment opportunities regardless of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or other protected characteristics.
#J-18808-Ljbffr