ChipStack
Functional Verification Engineer - Applying LLMs for Chip Design
ChipStack, San Jose, California, United States, 95199
Functional Verification Engineer - Applying LLMs for Chip Design
Join to apply for the
Functional Verification Engineer - Applying LLMs for Chip Design
role at
ChipStack Functional Verification Engineer - Applying LLMs for Chip Design
Join to apply for the
Functional Verification Engineer - Applying LLMs for Chip Design
role at
ChipStack About Us
Chips are at the center of today's tech-driven world. But how we design them has not changed in decades, while their complexity and specialization have skyrocketed due to increasing performance demands from applications like AI. We want to change that. About Us
Chips are at the center of today's tech-driven world. But how we design them has not changed in decades, while their complexity and specialization have skyrocketed due to increasing performance demands from applications like AI. We want to change that.
Our team is small, technical, and fast-moving. We’ve built and shipped at the intersection of AI, EDA, and systems software, with deep roots at companies like Qualcomm, Nvidia, Google, Meta, and the Allen Institute for AI. We’re backed by top investors including Khosla Ventures, Cerberus, and Clear Ventures, and already deployed with 10+ innovative customers—from Fortune 100s to cutting-edge AI silicon startups.
Position Overview
We are seeking a results driven Pre-Silicon Verification Engineer with extensive experience in developing UVM test benches and a passion for leveraging artificial intelligence to redefine the verification landscape. In this role, you will operate at the forefront of semiconductor design and AI innovation, utilizing advanced AI tools to architect, design, and validate the next generation of verification methodologies. You will collaborate closely with a highly skilled team of machine learning engineers experienced in training large language models at scale, as well as accomplished software engineers with proven expertise in product development and deployment.
Key Responsibilities
Contribute to the application of machine learning techniques aimed at streamlining traditional pre-silicon functional verification methodologies like UVM. Employ AI enhanced Electronic Design Automation (EDA) tools to improve and expedite both the design and verification lifecycles. Identify and address common challenges in UVM-based verification by designing and implementing AI driven solutions. Engage directly with customers to understand requirements and deliver innovative, practical verification strategies. Collaborate effectively with machine learning and software engineering teams to validate output correctness, efficiency, and quality. Maintain current knowledge of advancements in AI-powered hardware verification and actively participate in fostering internal knowledge growth.
Required Qualifications
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field. Proven expertise in digital design (RTL/FPGA/ASIC) and verification methodologies such as UVM and OVM. Advanced skills in debugging pre-silicon verification failures using waveform viewers and simulation analysis tools. Hands-on experience with industry standard EDA tools (e.g., Cadence, Synopsys) and familiarity with AI enabled design flows. Strong programming skills in Verilog/VHDL, System Verilog and Python Excellent communication skills and the ability to thrive in a team-oriented environment. Self-motivated, with a proactive approach to problem solving, continuous learning, and innovation.
Why Join Us?
As a young startup funded by top VCs in Silicon Valley, this is a unique opportunity that you can’t really get anywhere else:
Personal impact — The opportunity to build something from the ground up and define a new product for an industry that is at the core of the modern technological revolution. Access to unique learning opportunities — With the Allen Institute for AI (AI2) as a co-founder, our team gets access to numerous talks by leading AI researchers/paper authors, knowledge sharing amongst the community of hundreds of engineers working for AI2 companies, and much more. As a part of the multi-disciplinary team, you get to interact with people from very different backgrounds (from chip design to AI to software engineers). Founding title — You will be one of our first hires. For the rest of our days, no matter how many thousands of people join after you, you will always have that honor and distinction. Early-stage equity — Early-stage risk comes with early-stage equity for you. And none of us would be here if we didn’t think our company would create tremendous value over time. Benefits — In spite of being an early-stage company, taking care of our team is a priority for us. From health insurance to catered lunches, we continue to add unique benefits.
Seniority level
Seniority level Entry level Employment type
Employment type Full-time Job function
Job function Quality Assurance Industries Software Development Referrals increase your chances of interviewing at ChipStack by 2x Sign in to set job alerts for “Validation Engineer” roles.
Menlo Park, CA $144,000.00-$201,000.00 2 weeks ago Menlo Park, CA $122,000.00-$169,000.00 3 weeks ago San Jose, CA $100,000.00-$130,000.00 3 weeks ago San Jose, CA $90,000.00-$120,000.00 2 months ago Mountain View, CA $196,000.00-$248,000.00 4 days ago San Jose, CA $141,280.00-$211,920.00 6 days ago San Jose, CA $159,800.00-$202,300.00 4 days ago Fremont, CA $90,000.00-$100,000.00 4 weeks ago Verification and Validation Engineer/Senior V&V Engineer
Santa Clara, CA $120,000.00-$150,000.00 1 month ago Verification and Validation Engineer/Senior V&V Engineer
Verification and Validation Engineer/Senior V&V Engineer
San Mateo County, CA $120,000.00-$150,000.00 6 days ago Fremont, CA $75,000.00-$95,000.00 3 days ago Verification and Validation Engineer/Senior V&V Engineer
Fremont, CA $120,000.00-$150,000.00 6 days ago Test and Validation Engineer II, Drive Unit Test and Validation
Fremont, CA $90,000.00-$100,000.00 4 weeks ago San Jose, CA $130,000.00-$154,000.00 3 days ago San Jose, CA $120,000.00-$150,000.00 1 week ago Systems Validation Engineer, Efficiency & EV Systems
Milpitas, CA $120,000.00-$170,000.00 3 days ago Supplier Quality Engineer, Body in White
Sr. Test and Validation Engineer, Drive Unit Test and Validation
Santa Clara, CA $108,000.00-$224,250.00 5 hours ago Mountain View, CA $139,900.00-$304,200.00 2 weeks ago Senior Test and Validation Engineer, Drive Unit Test and Validation
San Jose, CA $130,000.00-$178,000.00 1 week ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Join to apply for the
Functional Verification Engineer - Applying LLMs for Chip Design
role at
ChipStack Functional Verification Engineer - Applying LLMs for Chip Design
Join to apply for the
Functional Verification Engineer - Applying LLMs for Chip Design
role at
ChipStack About Us
Chips are at the center of today's tech-driven world. But how we design them has not changed in decades, while their complexity and specialization have skyrocketed due to increasing performance demands from applications like AI. We want to change that. About Us
Chips are at the center of today's tech-driven world. But how we design them has not changed in decades, while their complexity and specialization have skyrocketed due to increasing performance demands from applications like AI. We want to change that.
Our team is small, technical, and fast-moving. We’ve built and shipped at the intersection of AI, EDA, and systems software, with deep roots at companies like Qualcomm, Nvidia, Google, Meta, and the Allen Institute for AI. We’re backed by top investors including Khosla Ventures, Cerberus, and Clear Ventures, and already deployed with 10+ innovative customers—from Fortune 100s to cutting-edge AI silicon startups.
Position Overview
We are seeking a results driven Pre-Silicon Verification Engineer with extensive experience in developing UVM test benches and a passion for leveraging artificial intelligence to redefine the verification landscape. In this role, you will operate at the forefront of semiconductor design and AI innovation, utilizing advanced AI tools to architect, design, and validate the next generation of verification methodologies. You will collaborate closely with a highly skilled team of machine learning engineers experienced in training large language models at scale, as well as accomplished software engineers with proven expertise in product development and deployment.
Key Responsibilities
Contribute to the application of machine learning techniques aimed at streamlining traditional pre-silicon functional verification methodologies like UVM. Employ AI enhanced Electronic Design Automation (EDA) tools to improve and expedite both the design and verification lifecycles. Identify and address common challenges in UVM-based verification by designing and implementing AI driven solutions. Engage directly with customers to understand requirements and deliver innovative, practical verification strategies. Collaborate effectively with machine learning and software engineering teams to validate output correctness, efficiency, and quality. Maintain current knowledge of advancements in AI-powered hardware verification and actively participate in fostering internal knowledge growth.
Required Qualifications
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field. Proven expertise in digital design (RTL/FPGA/ASIC) and verification methodologies such as UVM and OVM. Advanced skills in debugging pre-silicon verification failures using waveform viewers and simulation analysis tools. Hands-on experience with industry standard EDA tools (e.g., Cadence, Synopsys) and familiarity with AI enabled design flows. Strong programming skills in Verilog/VHDL, System Verilog and Python Excellent communication skills and the ability to thrive in a team-oriented environment. Self-motivated, with a proactive approach to problem solving, continuous learning, and innovation.
Why Join Us?
As a young startup funded by top VCs in Silicon Valley, this is a unique opportunity that you can’t really get anywhere else:
Personal impact — The opportunity to build something from the ground up and define a new product for an industry that is at the core of the modern technological revolution. Access to unique learning opportunities — With the Allen Institute for AI (AI2) as a co-founder, our team gets access to numerous talks by leading AI researchers/paper authors, knowledge sharing amongst the community of hundreds of engineers working for AI2 companies, and much more. As a part of the multi-disciplinary team, you get to interact with people from very different backgrounds (from chip design to AI to software engineers). Founding title — You will be one of our first hires. For the rest of our days, no matter how many thousands of people join after you, you will always have that honor and distinction. Early-stage equity — Early-stage risk comes with early-stage equity for you. And none of us would be here if we didn’t think our company would create tremendous value over time. Benefits — In spite of being an early-stage company, taking care of our team is a priority for us. From health insurance to catered lunches, we continue to add unique benefits.
Seniority level
Seniority level Entry level Employment type
Employment type Full-time Job function
Job function Quality Assurance Industries Software Development Referrals increase your chances of interviewing at ChipStack by 2x Sign in to set job alerts for “Validation Engineer” roles.
Menlo Park, CA $144,000.00-$201,000.00 2 weeks ago Menlo Park, CA $122,000.00-$169,000.00 3 weeks ago San Jose, CA $100,000.00-$130,000.00 3 weeks ago San Jose, CA $90,000.00-$120,000.00 2 months ago Mountain View, CA $196,000.00-$248,000.00 4 days ago San Jose, CA $141,280.00-$211,920.00 6 days ago San Jose, CA $159,800.00-$202,300.00 4 days ago Fremont, CA $90,000.00-$100,000.00 4 weeks ago Verification and Validation Engineer/Senior V&V Engineer
Santa Clara, CA $120,000.00-$150,000.00 1 month ago Verification and Validation Engineer/Senior V&V Engineer
Verification and Validation Engineer/Senior V&V Engineer
San Mateo County, CA $120,000.00-$150,000.00 6 days ago Fremont, CA $75,000.00-$95,000.00 3 days ago Verification and Validation Engineer/Senior V&V Engineer
Fremont, CA $120,000.00-$150,000.00 6 days ago Test and Validation Engineer II, Drive Unit Test and Validation
Fremont, CA $90,000.00-$100,000.00 4 weeks ago San Jose, CA $130,000.00-$154,000.00 3 days ago San Jose, CA $120,000.00-$150,000.00 1 week ago Systems Validation Engineer, Efficiency & EV Systems
Milpitas, CA $120,000.00-$170,000.00 3 days ago Supplier Quality Engineer, Body in White
Sr. Test and Validation Engineer, Drive Unit Test and Validation
Santa Clara, CA $108,000.00-$224,250.00 5 hours ago Mountain View, CA $139,900.00-$304,200.00 2 weeks ago Senior Test and Validation Engineer, Drive Unit Test and Validation
San Jose, CA $130,000.00-$178,000.00 1 week ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr