ASIC Power Implementation Engineer, Silicon

ASIC Power Implementation Engineer, Silicon

Join to apply for the ASIC Power Implementation Engineer, Silicon role at Google

ASIC Power Implementation Engineer, Silicon

19 hours ago Be among the first 25 applicants

Join to apply for the ASIC Power Implementation Engineer, Silicon role at Google

Get AI-powered advice on this job and more exclusive features.

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 5 years of experience digital design, specializing in power implementation, and developing methodologies and flows for chips with multiple IPs and hierarchical partitions.
• Experience using EDA tools like VCLP, Conformal LP, Power-Artist, PT/PTPX, Incisive/VCS.
  

Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 5 years of experience digital design, specializing in power implementation, and developing methodologies and flows for chips with multiple IPs and hierarchical partitions.
• Experience using EDA tools like VCLP, Conformal LP, Power-Artist, PT/PTPX, Incisive/VCS.
  

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
• Experience in low power digital ASIC design including UPF/CPF, multi-voltage domains, power gating and on chip power management.
• Experience in design and analysis of power management IPs with a solid understanding of clock, reset, and power sequencing interactions.
• Experience in post-silicon validation and debug.
• Experience with gate-level SPICE simulations and statistical SPICE models.
• Excellent scripting skills in Tcl, Perl, or Python.
  

About the job Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration. Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
The US base salary range for this full-time position is $156,000-$229,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities

• Define and drive power methodology for design, verification, and implementation of silicon.
• Develop innovative schemes to achieve power reduction from circuit to system level.
• Develop methodology and tools for implementing power reduction. Work with tool vendors to address any power-related tool or flow issues.
• Work with architects and logic designers to understand the power requirements and define all power specs and budgets.
• Estimate power for blocks and top-level using EDA tools and roll-up full-chip power.
  
  

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Seniority level

• Seniority level

  Not Applicable

Employment type

• Employment type

  Full-time

Job function

• Job function

  Other, Information Technology, and Engineering

• Industries

  Information Services and Technology, Information and Internet

Referrals increase your chances of interviewing at Google by 2x

Sign in to set job alerts for “Implementation Engineer” roles.

Introduce Yourself - Submit your resume to Descope

San Mateo, CA $115,000.00-$165,000.00 2 weeks ago

Palo Alto, CA $110,000.00-$235,000.00 1 hour ago

San Jose, CA $90,000.00-$108,000.00 2 days ago

Palo Alto, CA $75,000.00-$150,000.00 4 weeks ago

Palo Alto, CA $75,000.00-$150,000.00 4 weeks ago

San Mateo, CA $131,800.00-$214,200.00 2 weeks ago

San Jose, CA $70,000.00-$80,000.00 2 days ago

San Francisco Bay Area $90,000.00-$105,000.00 11 hours ago

Palo Alto, CA $110,000.00-$160,000.00 1 month ago

Technical Support Engineer - Integrations

Santa Clara, CA $87,700.00-$136,000.00 1 day ago

Menlo Park, CA $60,000.00-$80,000.00 2 weeks ago

Support Experience Engineer - Tools & Automation, WhatsApp Operations

Menlo Park, CA $147,000.00-$203,000.00 4 hours ago

Customer Success Implementation Specialist

San Francisco Bay Area $74,000.00-$103,000.00 3 weeks ago

San Jose, CA $133,900.00-$242,000.00 2 weeks ago

Software Engineer, Systems and Infrastructure

Mountain View, CA $114,000.00-$189,000.00 3 days ago

Sunnyvale, CA $168,000.00-$276,000.00 2 weeks ago

Sunnyvale, CA $147,000.00-$218,000.00 4 days ago

Fremont, CA $70,000.00-$100,000.00 1 week ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr