ASIC / SoC Design Engineer
nReports To: VP, ASIC Engineering
nCompany Overview:
nNetlist Inc. (NASDAQ: NLST) is a leading provider of high-performance modular memory subsystems and next-generation storage-class memory solutions. We specialize in cutting-edge technologies that enable innovation in AI, cloud computing, and enterprise infrastructure. Our product portfolio includes DDR4/DDR5 DIMMs, NAND-based SSDs, and advanced interconnect technologies such as CXL and PCIe .
nJoin our world-class engineering team and be part of shaping the future of memory and storage architecture.
nPosition Summary:
nNetlist is seeking an experienced and innovative ASIC / SoC Design Engineer to contribute to the development of advanced memory subsystem controllers and interface technologies. In this role, you will work from high-level architectural specifications to define microarchitectures, implement RTL, integrate third-party IPs, and deliver PPA-optimized ASIC/SoC designs through to tape-out.
nKey Responsibilities:
n- n
- Translate architectural specifications into block-level microarchitecture with a focus on power, performance, and area (PPA) optimization n
- Develop synthesizable RTL in Verilog or SystemVerilog for custom controller, interface, and logic modules n
- Integrate and validate third-party IP cores including PCIe , CXL , DDR3/4/5 , NAND , and SSD-related interfaces n
- Perform functional simulations , unit-level verification , and assertion-based checks n
- Execute logic synthesis , static timing analysis (STA) , clock domain crossing (CDC) checks, and timing closure n
- Collaborate across hardware, firmware, validation, and physical design teams to drive full-chip integration n
- Support bring-up and post-silicon validation of ASICs and FPGA prototypes n
- Contribute to design reviews, documentation, and test planning n
Required Qualifications:
n- n
-
BS in Electrical or Computer Engineering with 10+ years of relevant design experience, or
nMS with 8+ years in ASIC / SoC hardware development n -
Demonstrated expertise in PCIe , CXL , DDR3/DDR4/DDR5 , NAND flash , and SSD controller design
n -
Solid understanding of RTL design , digital logic principles, and ASIC/SoC development flows
n -
Proficient in EDA tools for synthesis, STA , and CDC analysis
n -
Experience integrating and validating commercial IP blocks in complex SoC environments
n -
Strong debugging , problem-solving, and analytical skills
n -
Excellent communication and documentation abilities
n
Preferred Qualifications:
n- n
- Tape-out experience with high-performance ASICs or SoCs n
- Familiarity with HLS tools , formal verification , or low-power design flows n
- Experience with FPGA prototyping platforms (Xilinx, Intel/Altera) n
- Background in memory controller or storage-class memory architecture n
- Prior experience in CXL controller design or verification n
Why Join Netlist:
n- n
- Contribute to pioneering work in CXL , DDR5 , and next-gen memory technologies n
- Work alongside some of the industry's top engineers in ASIC, memory systems, and storage n
- Enjoy a collaborative and agile work culture focused on innovation n
- Competitive compensation and comprehensive benefits package n
- Flexible work environment including remote opportunities n