Senior Analog/Mixed-Signal Design Engineer
Senior Analog/Mixed-Signal Design Engineer
2 days ago Be among the first 25 applicants
Direct message the job poster from OSI Engineering
Strategic Talent Acquisition Leader | Expert in Building High-Performing Engineering Teams | Operations Management Pro
Senior Analog/Mixed-Signal Design Engineer
Join a premier chip and silicon IP provider, is seeking to hire an exceptional Senior Analog/Mixed-Signal Design Engineer to join our Memory Interconnect Design team in San Jose, California. As an Analog/Mixed-Signal Design Engineer, you will play a pivotal role in product designs.
Responsibilities
- Ownership of Analog/Mixed designs at chip and/or block level
- Implement optimal circuit architectures to achieve competitive product specifications
- Design, simulate and characterize high-performance and high-speed circuits (e.g. Transmitter, Receiver, ADC, DAC, LDO, PLL, DLL, PI circuits).
- Create floorplan and work with layout team to demonstrate post extraction performance
- Document analysis and simulation to show that design achieves critical electrical, timing parameters and pre-silicon verification flow
- Work with the Lab/System team for test plan, silicon bring up and characterization
- Create behavior model for verification simulations
Qualifications
- Prior work experience or research thesis in at least one of the following circuits: Transmitter, Receiver (with CTLE, DFE), PLL, DLL, PI, clock distribution
- Good knowledge of design principles for practical design tradeoffs
- Fundamental knowledge of basic building blocks like bias, op-amps
- Experience in designing memory interfaces such as DDR 4/5 or serial links such as PCIE is highly desirable
- Prior experience or course work in FinFET process and digitally assisted design is desirable
- Experience in modeling with matlab, Verilog-A, verilog is desirable
- Experience working in leading R&D and future technology development projects is desirable
- The position requires good written & verbal communication skills as well a strong commitment and ability to work in cross functional and globally dispersed teams
- MS EE and 2+ years or PhD EE in CMOS analog/mixed-signal circuit design.
Submit resume to
x115
Location: San Jose, CA
Salary: $140,000 to $180,000. Salary ranges are determined by role, level, and location. Pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.
Seniority level
Seniority level
Mid-Senior level
Employment type
Employment type
Full-time
Job function
Industries
Audio and Video Equipment Manufacturing
Referrals increase your chances of interviewing at OSI Engineering by 2x
Get notified about new Mixed Signal Design Engineer jobs in San Jose, CA .
San Jose, CA $184,800.00-$325,300.00 2 weeks ago
Senior RF/Mixed-Signal IC Design Engineer
San Jose, CA $140,000.00-$220,000.00 2 weeks ago
Mountain View, CA $148,000.00-$210,000.00 1 month ago
Electronic Design Engineer, New Programs Engineering
Mountain View, CA $126,000.00-$181,000.00 1 week ago
San Francisco Bay Area $150,000.00-$300, hours ago
Technologist - High Speed IO/Datapath Design Engineer
Santa Clara, CA $136,000.00-$264,500.00 5 days ago
San Jose, CA $153,700.00-$281,400.00 2 weeks ago
Mixed Signal Design Engineer - Synopsys, Analog, CMOS
San Jose, CA $110,000.00-$300,000.00 1 week ago
Analog/Mixed-Signal IC Design Engineer - New College Graduate Hire
Santa Clara, CA $168,000.00-$310,500.00 4 days ago
Milpitas, CA $134,800.00-$229,200.00 2 weeks ago
Analog/Mixed Signal Design Engineer, Reliability
Mountain View, CA $165,000.00-$230,000.00 1 week ago
Santa Clara, CA $168,000.00-$310,500.00 6 days ago
Santa Clara, CA $168,000.00-$310,500.00 6 days ago
San Jose, CA $110,000.00-$300,000.00 2 weeks ago
RTL Design Engineer, Hardware Compute Group
Field Design Engineer (5G/4G/LTE) - Product Field Testing of Smartphones/Devices
Principal High Speed Mixed Signal Circuit Design Engineer
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr