OMNIVISION
Join to apply for the
Sr. SoC Design Engineer
role at
OMNIVISION 1 week ago Be among the first 25 applicants Join to apply for the
Sr. SoC Design Engineer
role at
OMNIVISION Image sensor control or processing function design and verification High speed interface (USB/MIPI) design and verification Full-chip integration and verification Chip bring-up, validation, and debugging Participate in the FPGA development Architecture, registers, interface and design documentation.
Description
Responsibilities :
Image sensor control or processing function design and verification High speed interface (USB/MIPI) design and verification Full-chip integration and verification Chip bring-up, validation, and debugging Participate in the FPGA development Architecture, registers, interface and design documentation.
Qualifications
PhD or MSEE with 4+ years of digital design experience Familiar with digital design flow, including verilog RTL coding/simulation, synthesis, static timing analysis, and formality Knowledge of high performance and low power design techniques. Knowledge of FPGA and emulation platforms. Knowledge of SOC architecture. Knowledge of assertion-based formal verification is a plus Image processing/DSP knowledge is a plus
Annual base salary for this role in California, US is expected to be between $130,600 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability Seniority level
Seniority level Mid-Senior level Employment type
Employment type Full-time Job function
Job function Engineering and Information Technology Industries Semiconductor Manufacturing Referrals increase your chances of interviewing at OMNIVISION by 2x Sign in to set job alerts for “System-on-Chip Design Engineer” roles.
Physical Design and Verification Engineer
Sunnyvale, CA $114,000.00-$166,000.00 2 hours ago Application Specific Integrated Circuit Design Engineer
CPU Physical Design – Low Power Signoff Engineer
Sunnyvale, CA $142,000.00-$203,000.00 2 hours ago San Jose, CA $149,600.00-$214,100.00 1 hour ago Sunnyvale, CA $114,000.00-$166,000.00 1 day ago Sunnyvale, CA $173,000.00-$249,000.00 2 hours ago Sunnyvale, CA $114,000.00-$166,000.00 3 weeks ago Santa Clara, CA $108,000.00-$212,750.00 4 days ago Low Power ASIC Engineer - New College Grad 2025
San Jose, CA $110,000.00-$300,000.00 4 weeks ago San Jose, CA $110,000.00-$300,000.00 1 month ago San Jose, CA $149,600.00-$214,100.00 6 days ago ASIC/SOC Silicon Physical Design Engineer
Mountain View, CA $120,000.00-$400,000.00 7 months ago Senior Physical Design Engineer, Static Timing Analysis
Sunnyvale, CA $156,000.00-$229,000.00 1 week ago Mountain View, CA $120,000.00-$400,000.00 7 months ago San Jose, CA $133,300.00-$186,800.00 6 days ago San Jose, CA $133,300.00-$186,800.00 5 days ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Sr. SoC Design Engineer
role at
OMNIVISION 1 week ago Be among the first 25 applicants Join to apply for the
Sr. SoC Design Engineer
role at
OMNIVISION Image sensor control or processing function design and verification High speed interface (USB/MIPI) design and verification Full-chip integration and verification Chip bring-up, validation, and debugging Participate in the FPGA development Architecture, registers, interface and design documentation.
Description
Responsibilities :
Image sensor control or processing function design and verification High speed interface (USB/MIPI) design and verification Full-chip integration and verification Chip bring-up, validation, and debugging Participate in the FPGA development Architecture, registers, interface and design documentation.
Qualifications
PhD or MSEE with 4+ years of digital design experience Familiar with digital design flow, including verilog RTL coding/simulation, synthesis, static timing analysis, and formality Knowledge of high performance and low power design techniques. Knowledge of FPGA and emulation platforms. Knowledge of SOC architecture. Knowledge of assertion-based formal verification is a plus Image processing/DSP knowledge is a plus
Annual base salary for this role in California, US is expected to be between $130,600 - $160,000. Actual pay will be determined on a number of factors such as relevant skills and experience, and the pay of employees in the similar role.
EOE/Minorities/Females/Vet/Disability Seniority level
Seniority level Mid-Senior level Employment type
Employment type Full-time Job function
Job function Engineering and Information Technology Industries Semiconductor Manufacturing Referrals increase your chances of interviewing at OMNIVISION by 2x Sign in to set job alerts for “System-on-Chip Design Engineer” roles.
Physical Design and Verification Engineer
Sunnyvale, CA $114,000.00-$166,000.00 2 hours ago Application Specific Integrated Circuit Design Engineer
CPU Physical Design – Low Power Signoff Engineer
Sunnyvale, CA $142,000.00-$203,000.00 2 hours ago San Jose, CA $149,600.00-$214,100.00 1 hour ago Sunnyvale, CA $114,000.00-$166,000.00 1 day ago Sunnyvale, CA $173,000.00-$249,000.00 2 hours ago Sunnyvale, CA $114,000.00-$166,000.00 3 weeks ago Santa Clara, CA $108,000.00-$212,750.00 4 days ago Low Power ASIC Engineer - New College Grad 2025
San Jose, CA $110,000.00-$300,000.00 4 weeks ago San Jose, CA $110,000.00-$300,000.00 1 month ago San Jose, CA $149,600.00-$214,100.00 6 days ago ASIC/SOC Silicon Physical Design Engineer
Mountain View, CA $120,000.00-$400,000.00 7 months ago Senior Physical Design Engineer, Static Timing Analysis
Sunnyvale, CA $156,000.00-$229,000.00 1 week ago Mountain View, CA $120,000.00-$400,000.00 7 months ago San Jose, CA $133,300.00-$186,800.00 6 days ago San Jose, CA $133,300.00-$186,800.00 5 days ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr