Logo
Amazon

Sr. DSP and Wireless Systems Engineer, Digital RF Systems

Amazon, Redmond, Washington, United States, 98052

Save Job

Sr. DSP and Wireless Systems Engineer, Digital RF Systems Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. Come work at Amazon!

Overview As a Sr. DSP and Wireless Systems Engineer working in the Digital RF Systems team, you will be responsible for DSP architecture definition, design and simulation of DSP blocks in wireless communication SOCs that are used in Kuiper phased array systems. You will be implementing end-to-end system models including fixed point DSP blocks, RF impairments of the radio, phased array antenna and satellite channel. You will be involved in novel techniques to estimate and correct RF impairments that will be implemented in HW and FW. Based on the system level constraints such as low power and cost, you will develop optimized solutions to support high throughput for our customers.

As a Sr. DSP Engineer, you will engage with an experienced cross-disciplinary staff to conceive and design innovative product solutions. You will work closely with internal inter-disciplinary teams such as ASIC/RFIC designers, FW/SW engineers, design verification engineers. You will drive key aspects of the silicon design as well as the entire RF line-up. You will support validation of the silicon in the lab and optimize RF performance via algorithms.

Responsibilities

Design and model DSP algorithms such as beamforming, MIMO, DPD, CFR, digital cancellation schemes and RF impairment compensation

Model RF transceivers impairments and develop RF impairment compensation algorithms

Collaborate with RTL/RFIC designers, communication systems and software engineers to drive chip and system specifications

Develop and optimize HW/SW calibration algorithms for RF SOC and phased array systems

Architect HW and FW partitioning of calibration algorithms

Develop detailed test plans and test procedures for pre-silicon, help with design verification as well as post silicon validation, integration and characterization of RF Wireless SOC performance

Involve in chip bring-up in the lab and optimize conducted and/or OTA throughput performances by collaboratively working with cross functional teams

Export Control Requirement Due to applicable export control laws and regulations, candidates must be a U.S. citizen or national, U.S. permanent resident (i.e., current Green Card holder), or lawfully admitted into the U.S. as a refugee or granted asylum.

Basic Qualifications

7+ years of relevant experience in wireless DSP/RF systems engineering (LTE, 5G-NR, WiFi 802.11, BLE)

In depth knowledge of DSP design for low power consumption ASIC

Experience with MATLAB, Python and/or C/C++ for fixed point DSP algorithm development, modeling and simulation

Solid understanding of OFDM, AGC, beamforming algorithms, MIMO, channel estimation, equalization techniques

Solid understanding of RF blocks and components

Experience in RF impairment estimation and compensation techniques

Working knowledge of FW implementation of various DSP algorithms

Experience in using lab equipment, bring-up and validation of chip

MSEE/PhD is highly preferred with emphasis on digital signal processing and wireless communication systems

Preferred Qualifications

Strong background in Communication Theory (signal estimation and detection, AGC, channel estimation), OFDM, MIMO, Digital/Wireless Communication Systems and engineering

Extensive experience in designing low power/area digital signal processing blocks for Wireless RF SOCs

Excellent understanding of RF architectures and blocks used in the Wireless SOCs

MATLAB, Python, C++ experience with emphasis on fixed point modeling of DSP blocks, RF impairment modeling, RF calibration algorithm development, system performance simulations (EVM, ACRL, OOB emissions)

Experience with bit-accurate modeling to match RTL implementations, emulations, FW development

Familiarity with phased array systems and phased array performance optimization techniques

Experience in silicon bring-up in the lab and using lab equipment such as vector spectrum analyzer, signal generators, high speed scopes and logic analyzers

Equal Opportunity and Additional Information Amazon is an equal opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status.

Our compensation reflects the cost of labor across several US geographic markets. The base pay for this position ranges from $143,300/year in our lowest geographic market up to $247,600/year in our highest geographic market. Pay is based on a number of factors including market location and may vary depending on job-related knowledge, skills, and experience. Amazon is a total compensation company. Dependent on the position offered, equity, sign-on payments, and other forms of compensation may be provided as part of a total compensation package, in addition to a full range of medical, financial, and/or other benefits. For more information, please visit https://www.aboutamazon.com/workplace/employee-benefits.

This position will remain posted until filled. Applicants should apply via our internal or external career site.

If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, including support for the interview or onboarding process, please visit https://amazon.jobs/content/en/how-we-hire/accommodations for more information. If the country/region you’re applying in isn’t listed, please contact your Recruiting Partner.

#J-18808-Ljbffr