Northrop Grumman
Digital Engineer (FPGA Engineer) - R10205943-3
Northrop Grumman, Huntsville, Alabama, United States, 35824
Overview
Northrop Grumman Defense Systems has an opening for a Digital Engineer (FPGA Engineer). We are looking for you to join our team as a Digital Engineer (FPGA Engineer) based out of Orlando, FL. These other locations may also be considered: Bellevue, NE; McLean, VA; or Huntsville, AL. As a Digital Engineer (FPGA Engineer) at Northrop Grumman, you will have a challenging and rewarding opportunity to be a part of our Cross-Domain Handling of Releasable Data (CHORD) portfolio. CHORD is a Foreign Military Sales (FMS) two-domain Cross Domain Solution (CDS). The CHORD portfolio comprises multiple contract awards with various customers. Our culture emphasizes bold ideas, courage, and a pioneering spirit to invent the future while maintaining a collaborative, diverse, and transparent work environment. Responsibilities
Perform FPGA design, simulation, and documentation using product families such as Xilinx/AMD Kintex7, Virtex7, Zynq, Ultrascale and Versal. Ensure adherence to coding standards and revision control practices. Review and critique designs created by peers. Define development test plans and methods to ensure a robust design is achieved. Define and develop specifications and test procedures. Conduct testing of products using high-speed oscilloscopes, signal generators, signal analyzers, and FPGA debugging tools. Significant involvement in field/on-site testing. Compile and analyze test data to determine design effects on electrical circuits for military applications. Use strong analytical skills and the ability to organize/prioritize job assignments and tasks. Use strong interpersonal skills to work effectively within a development team to understand system-level interdependencies that impact circuit requirements and design constraints. Basic Qualifications
Bachelor’s degree in a STEM field and 2 years of related technical experience; Master’s degree in a STEM field and 0 years of related technical experience. Active DoD Secret Clearance. Experience with AMD/Xilinx Vivado toolset. Experience integrating 3rd party vendor IP cores with internal designs. Experience with version control tools such as Git. Experience in FPGA design and development using VHDL or Verilog. Experience in developing self-checking test benches to validate HDL designs via simulation. Experience with FPGA design verification using hardware verification and debugging tools such as ChipScope. Experience in the use of lab equipment such as oscilloscopes and logic analyzers. Experience in creating and managing technical documentation such as architecture and interface control documents. Experience in Hardware/Software integration. Digital circuit design experience, including simulation & schematic capture through test and integration. Hands-on prototyping and debug experience testing complex digital subsystems, such as complex circuit card development involving FPGAs, and/or embedded processors, and/or high-speed interfaces. Demonstrated ability to translate system performance and operational specifications into hardware requirements, design, and test specifications. Preferred Qualifications
Experience with Modelsim/Questa, Xilinx/AMD Vitis IDE, Xilinx/AMD Vitis HLS. Experience with Vivado IP Integrator. Experience with high-speed networking between FPGAs and external networks. Experience with high-speed FPGA PCIe interfaces. Experience with board-level electrical design and debugging. Salary and Benefits
Base pay range: $85,000.00/yr - $127,400.00/yr. Primary Level Salary Range: $85,000.00 - $127,400.00. The above salary range represents a general guideline; Northrop Grumman considers various factors such as scope, responsibilities, candidate experience, education, skills, and market conditions. Relocation assistance may be available. This position may be eligible for overtime, shift differential, and discretionary bonus; annual bonuses reward individual contributions and company results. Long-term incentives may be available for VP/Director roles. Northrop Grumman offers health insurance, life and disability insurance, a savings plan, company-paid holidays, and paid time off for vacation and/or personal business. Relocation assistance: Relocation assistance may be available. TRAVEL: Yes, 10% of the Time. CLEARANCE TYPE: Secret. Other details
Seniority level: Mid-Senior level Employment type: Full-time Job function: Engineering and Information Technology Industries: Defense and Space Manufacturing Northrop Grumman is an Equal Opportunity Employer. For our complete EEO and pay transparency statement, visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.
#J-18808-Ljbffr
Northrop Grumman Defense Systems has an opening for a Digital Engineer (FPGA Engineer). We are looking for you to join our team as a Digital Engineer (FPGA Engineer) based out of Orlando, FL. These other locations may also be considered: Bellevue, NE; McLean, VA; or Huntsville, AL. As a Digital Engineer (FPGA Engineer) at Northrop Grumman, you will have a challenging and rewarding opportunity to be a part of our Cross-Domain Handling of Releasable Data (CHORD) portfolio. CHORD is a Foreign Military Sales (FMS) two-domain Cross Domain Solution (CDS). The CHORD portfolio comprises multiple contract awards with various customers. Our culture emphasizes bold ideas, courage, and a pioneering spirit to invent the future while maintaining a collaborative, diverse, and transparent work environment. Responsibilities
Perform FPGA design, simulation, and documentation using product families such as Xilinx/AMD Kintex7, Virtex7, Zynq, Ultrascale and Versal. Ensure adherence to coding standards and revision control practices. Review and critique designs created by peers. Define development test plans and methods to ensure a robust design is achieved. Define and develop specifications and test procedures. Conduct testing of products using high-speed oscilloscopes, signal generators, signal analyzers, and FPGA debugging tools. Significant involvement in field/on-site testing. Compile and analyze test data to determine design effects on electrical circuits for military applications. Use strong analytical skills and the ability to organize/prioritize job assignments and tasks. Use strong interpersonal skills to work effectively within a development team to understand system-level interdependencies that impact circuit requirements and design constraints. Basic Qualifications
Bachelor’s degree in a STEM field and 2 years of related technical experience; Master’s degree in a STEM field and 0 years of related technical experience. Active DoD Secret Clearance. Experience with AMD/Xilinx Vivado toolset. Experience integrating 3rd party vendor IP cores with internal designs. Experience with version control tools such as Git. Experience in FPGA design and development using VHDL or Verilog. Experience in developing self-checking test benches to validate HDL designs via simulation. Experience with FPGA design verification using hardware verification and debugging tools such as ChipScope. Experience in the use of lab equipment such as oscilloscopes and logic analyzers. Experience in creating and managing technical documentation such as architecture and interface control documents. Experience in Hardware/Software integration. Digital circuit design experience, including simulation & schematic capture through test and integration. Hands-on prototyping and debug experience testing complex digital subsystems, such as complex circuit card development involving FPGAs, and/or embedded processors, and/or high-speed interfaces. Demonstrated ability to translate system performance and operational specifications into hardware requirements, design, and test specifications. Preferred Qualifications
Experience with Modelsim/Questa, Xilinx/AMD Vitis IDE, Xilinx/AMD Vitis HLS. Experience with Vivado IP Integrator. Experience with high-speed networking between FPGAs and external networks. Experience with high-speed FPGA PCIe interfaces. Experience with board-level electrical design and debugging. Salary and Benefits
Base pay range: $85,000.00/yr - $127,400.00/yr. Primary Level Salary Range: $85,000.00 - $127,400.00. The above salary range represents a general guideline; Northrop Grumman considers various factors such as scope, responsibilities, candidate experience, education, skills, and market conditions. Relocation assistance may be available. This position may be eligible for overtime, shift differential, and discretionary bonus; annual bonuses reward individual contributions and company results. Long-term incentives may be available for VP/Director roles. Northrop Grumman offers health insurance, life and disability insurance, a savings plan, company-paid holidays, and paid time off for vacation and/or personal business. Relocation assistance: Relocation assistance may be available. TRAVEL: Yes, 10% of the Time. CLEARANCE TYPE: Secret. Other details
Seniority level: Mid-Senior level Employment type: Full-time Job function: Engineering and Information Technology Industries: Defense and Space Manufacturing Northrop Grumman is an Equal Opportunity Employer. For our complete EEO and pay transparency statement, visit http://www.northropgrumman.com/EEO. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.
#J-18808-Ljbffr