Tenstorrent Inc.
SoC Staff Engineer, SoC - DFD Design Verification Boston, Massachusetts, United
Tenstorrent Inc., Boston, Massachusetts, us, 02298
Overview
Tenstorrent is leading in AI technology with a focus on performance, ease of use, and cost efficiency. We are growing our team and seeking contributors who are passionate about solving hard problems across software models, compilers, platforms, networking, and semiconductors. We are looking for engineers at various seniorities for pre-silicon verification work on DFD logic in advanced AI SoCs. This role is hybrid, based out of Boston, MA; Toronto, Ottawa; or Santa Clara, CA. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level. Who You Are
Deeply curious about silicon debug/test infrastructure and its verification. Expert in UVM and verification of DFT/DFD features, scan, and on-chip trace logic. Comfortable working with Siemens Tessent flows, iJTAG, and advanced verification automation. Proactive, detail-oriented, and thrives in cross-functional technical discussions. What We Need
Develop and own verification environments for DFD logic across AI chiplets and SoCs. Write, refine, and execute test scenarios for scan, MBIST, array dump, and clock-stop features. Analyze coverage gaps, debug failures, and collaborate with DFT and RTL teams. Automate flows for JTAG/scanchain testing and integrate AI productivity tools. What You Will Learn
In-depth DFD/DFT verification using Tessent workflows and scripting. Integration of pre-silicon DFD verification with silicon debug strategies. How AI-driven automation reshapes modern DV workflows. Exposure to security-conscious debug methodologies in advanced SoC designs. Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made. Tenstorrent offers an equal opportunity employer policy and is committed to a diverse and inclusive workplace. Note: This role may involve access to export-controlled technology. Applicants will be evaluated for eligibility under applicable laws and regulations.
#J-18808-Ljbffr
Tenstorrent is leading in AI technology with a focus on performance, ease of use, and cost efficiency. We are growing our team and seeking contributors who are passionate about solving hard problems across software models, compilers, platforms, networking, and semiconductors. We are looking for engineers at various seniorities for pre-silicon verification work on DFD logic in advanced AI SoCs. This role is hybrid, based out of Boston, MA; Toronto, Ottawa; or Santa Clara, CA. During the interview process, candidates will be assessed for the appropriate level, and offers will align with that level. Who You Are
Deeply curious about silicon debug/test infrastructure and its verification. Expert in UVM and verification of DFT/DFD features, scan, and on-chip trace logic. Comfortable working with Siemens Tessent flows, iJTAG, and advanced verification automation. Proactive, detail-oriented, and thrives in cross-functional technical discussions. What We Need
Develop and own verification environments for DFD logic across AI chiplets and SoCs. Write, refine, and execute test scenarios for scan, MBIST, array dump, and clock-stop features. Analyze coverage gaps, debug failures, and collaborate with DFT and RTL teams. Automate flows for JTAG/scanchain testing and integrate AI productivity tools. What You Will Learn
In-depth DFD/DFT verification using Tessent workflows and scripting. Integration of pre-silicon DFD verification with silicon debug strategies. How AI-driven automation reshapes modern DV workflows. Exposure to security-conscious debug methodologies in advanced SoC designs. Compensation for all engineers at Tenstorrent ranges from $100k - $500k including base and variable compensation targets. Experience, skills, education, background and location all impact the actual offer made. Tenstorrent offers an equal opportunity employer policy and is committed to a diverse and inclusive workplace. Note: This role may involve access to export-controlled technology. Applicants will be evaluated for eligibility under applicable laws and regulations.
#J-18808-Ljbffr