Synaptics Incorporated
Sr. Manager, Test Development Engineering
Synaptics Incorporated, Irvine, California, United States, 92713
Join to apply for the
Sr. Manager, Test Development Engineering
role at
Synaptics Incorporated Synaptics is seeking an experienced Sr. Manager, Test Development with deep expertise in wireless RF SoC test (Wi-Fi, Bluetooth, GPS, UWB) to lead our test engineering team. This role combines technical leadership and hands-on engineering to deliver high-quality test solutions from new product introduction through high-volume production. The ideal candidate will have a strong background in ATE test development (Teradyne UltraFLEX, Advantest V93000, or similar), proven ability to lead cross-functional teams, and a track record of driving yield, cost, and quality improvements in high-volume manufacturing. This position reports to the VP of Operations NPI Engineering. The typical base pay range for this position is USD $144,000 - $226,600 per year. Individual pay is determined by many factors including work location, job-related skills, experience, and relevant education or training. This position is also eligible for a discretionary annual performance bonus, equity, and other benefits. Note that compensation listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Responsibilities & Competencies
Lead, mentor, and develop a team of test engineers, fostering technical growth and collaboration Set priorities, allocate resources, and drive timely execution of test deliverables aligned to program milestones Collaborate with design and product engineering teams to develop and optimize test programs and drive standardization of test methodologies across teams and products for RF-enabled digital and mixed-signal SoCs Oversee development, debug, and release of test programs on Teradyne UltraFLEX and Advantest V93000 (Smartest 7/8) platforms Ensure smooth integration of test programs into high-volume manufacturing with OSATs and foundry partners Apply strong knowledge of RF fundamentals, digital/analog test, and DFT methodologies to maximize coverage and efficiency Manage post-silicon validation and silicon bring-up and lead root cause analysis of marginalities, yield loss, performance drifts, RMAs, and test escapes and product/foundry interface Oversee correlation of lab bench and ATE results to ensure alignment across environments Debug silicon, test hardware, and ATE setups to ensure stability, throughput, and cost efficiency Analyze large-scale production test data to identify trends, optimize binning strategies, and drive test time reductions Lead initiatives in test automation, DFT adoption, and tool development to enhance productivity Qualifications (Requirements)
Bachelor’s (or Master’s) degree in Electrical Engineering, Computer Engineering, or related field or equivalent 12+ years of experience in SoC/silicon test engineering with 5+ years in technical leadership or management roles Hands-on experience with wireless RF test (Wi-Fi, Bluetooth, GPS, UWB) on ATE platforms (Teradyne UltraFLEX, Advantest V93000) Exposure to high-speed PHYs (DDR, PCIe, MIPI, etc.) alongside RF interfaces Deep expertise in silicon debug, failure analysis, yield enhancement, and high-volume production test Proven success collaborating with foundries, OSATs, and manufacturing partners Demonstrated track record of leading organizational change and implementing process improvements No travel required Belief in Diversity Synaptics is an Equal Opportunity Employer committed to workforce diversity. Qualified applicants will receive consideration without regard to race, sex, sexual orientation, gender identity, national origin, color, age, religion, protected veteran or disability status, or genetic information. Seniority level
Mid-Senior level Employment type
Full-time Job function
Quality Assurance Industries
Semiconductor Manufacturing We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Sr. Manager, Test Development Engineering
role at
Synaptics Incorporated Synaptics is seeking an experienced Sr. Manager, Test Development with deep expertise in wireless RF SoC test (Wi-Fi, Bluetooth, GPS, UWB) to lead our test engineering team. This role combines technical leadership and hands-on engineering to deliver high-quality test solutions from new product introduction through high-volume production. The ideal candidate will have a strong background in ATE test development (Teradyne UltraFLEX, Advantest V93000, or similar), proven ability to lead cross-functional teams, and a track record of driving yield, cost, and quality improvements in high-volume manufacturing. This position reports to the VP of Operations NPI Engineering. The typical base pay range for this position is USD $144,000 - $226,600 per year. Individual pay is determined by many factors including work location, job-related skills, experience, and relevant education or training. This position is also eligible for a discretionary annual performance bonus, equity, and other benefits. Note that compensation listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Responsibilities & Competencies
Lead, mentor, and develop a team of test engineers, fostering technical growth and collaboration Set priorities, allocate resources, and drive timely execution of test deliverables aligned to program milestones Collaborate with design and product engineering teams to develop and optimize test programs and drive standardization of test methodologies across teams and products for RF-enabled digital and mixed-signal SoCs Oversee development, debug, and release of test programs on Teradyne UltraFLEX and Advantest V93000 (Smartest 7/8) platforms Ensure smooth integration of test programs into high-volume manufacturing with OSATs and foundry partners Apply strong knowledge of RF fundamentals, digital/analog test, and DFT methodologies to maximize coverage and efficiency Manage post-silicon validation and silicon bring-up and lead root cause analysis of marginalities, yield loss, performance drifts, RMAs, and test escapes and product/foundry interface Oversee correlation of lab bench and ATE results to ensure alignment across environments Debug silicon, test hardware, and ATE setups to ensure stability, throughput, and cost efficiency Analyze large-scale production test data to identify trends, optimize binning strategies, and drive test time reductions Lead initiatives in test automation, DFT adoption, and tool development to enhance productivity Qualifications (Requirements)
Bachelor’s (or Master’s) degree in Electrical Engineering, Computer Engineering, or related field or equivalent 12+ years of experience in SoC/silicon test engineering with 5+ years in technical leadership or management roles Hands-on experience with wireless RF test (Wi-Fi, Bluetooth, GPS, UWB) on ATE platforms (Teradyne UltraFLEX, Advantest V93000) Exposure to high-speed PHYs (DDR, PCIe, MIPI, etc.) alongside RF interfaces Deep expertise in silicon debug, failure analysis, yield enhancement, and high-volume production test Proven success collaborating with foundries, OSATs, and manufacturing partners Demonstrated track record of leading organizational change and implementing process improvements No travel required Belief in Diversity Synaptics is an Equal Opportunity Employer committed to workforce diversity. Qualified applicants will receive consideration without regard to race, sex, sexual orientation, gender identity, national origin, color, age, religion, protected veteran or disability status, or genetic information. Seniority level
Mid-Senior level Employment type
Full-time Job function
Quality Assurance Industries
Semiconductor Manufacturing We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr