Intel
Job Details
Intel Central Engineering Group is engaged with customers today starting with our existing foundry offerings. We are expanding at a torrid pace to include our most advanced technologies, which are ideal for high-performance applications, and they are completely dedicated to the success of its customers with full profit and loss responsibilities. Our focus is to ensure the successful integration and adoption of Intel technologies by its original equipment manufacturers (OEMs), original design manufacturers (ODMs), and design partners. This team serves as a critical technical interface, acting as the "voice of the customer" within Intel to drive product improvements and resolve issues throughout the entire product lifecycle.
Senior Silicon Design Engineer Responsibilities include but are not limited to:
Performing physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing.
Conducting all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.
Conducting verification and signoff, including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking.
Analyzing results and making recommendations to fix violations for current and future product architecture.
Possessing expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools.
Optimizing design to improve product level parameters such as power, frequency, and area.
Participating in the development and improvement of physical design methodologies and flow automation.
Minimum Qualifications
Bachelor's degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study.
5+ years of experience with complex ASIC/SOC Implementation.
Experience in system and processor architecture.
Experience designing and implementing complex blocks like CPUs, GPU, Media blocks, and Memory controller.
Experience with System Verilog/SOC development environment.
Experience in scripting languages (i.e. PERL, TCL, or Python).
Experience with Hardware validation techniques (i.e. formal Verification, Test and Function Verification).
Preferred Qualifications
Post graduate degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study.
Experience with Industry standard protocols (i.e. PCIE, USB, DRR, etc).
Experience with interaction of computer hardware with software.
Experience with Low power/UPF implementation/verification techniques.
Experience with Formal verification techniques.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, Texas, Austin Additional Locations: US, California, Santa Clara, US, Oregon, Hillsboro
Annual Salary Range for jobs which could be performed in the US: $139,710.00-262,680.00 USD
Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as benefit programs which include health, retirement, and vacation. Find more information about all of our amazing benefits here: https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003
#J-18808-Ljbffr
Senior Silicon Design Engineer Responsibilities include but are not limited to:
Performing physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing.
Conducting all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability, and power and noise analysis.
Conducting verification and signoff, including formal equivalence verification, static timing analysis, reliability verification, static and dynamic power integrity, layout verification, electrical rule checking, and structural design checking.
Analyzing results and making recommendations to fix violations for current and future product architecture.
Possessing expertise in various aspects of structural and physical design, including physical clock design, timing closure, coverage analysis, multiple power domain analysis, placing, routing, synthesis, and DFT using industry standard EDA tools.
Optimizing design to improve product level parameters such as power, frequency, and area.
Participating in the development and improvement of physical design methodologies and flow automation.
Minimum Qualifications
Bachelor's degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study.
5+ years of experience with complex ASIC/SOC Implementation.
Experience in system and processor architecture.
Experience designing and implementing complex blocks like CPUs, GPU, Media blocks, and Memory controller.
Experience with System Verilog/SOC development environment.
Experience in scripting languages (i.e. PERL, TCL, or Python).
Experience with Hardware validation techniques (i.e. formal Verification, Test and Function Verification).
Preferred Qualifications
Post graduate degree in Electrical / Computer Engineering, Computer Science, or in a STEM related field of study.
Experience with Industry standard protocols (i.e. PCIE, USB, DRR, etc).
Experience with interaction of computer hardware with software.
Experience with Low power/UPF implementation/verification techniques.
Experience with Formal verification techniques.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, Texas, Austin Additional Locations: US, California, Santa Clara, US, Oregon, Hillsboro
Annual Salary Range for jobs which could be performed in the US: $139,710.00-262,680.00 USD
Work Model for this Role This role will require an on-site presence. * Job posting details (such as work model, location or time type) are subject to change.
Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as benefit programs which include health, retirement, and vacation. Find more information about all of our amazing benefits here: https://intel.wd1.myworkdayjobs.com/External/page/1025c144664a100150b4b1665c750003
#J-18808-Ljbffr