Amazon
Amazon Web Services provides a highly reliable, scalable, low-cost infrastructure platform in the cloud that powers hundreds of thousands of businesses in 190 countries around the world. We have data center locations in the U.S., Europe, Singapore, and Japan, and customers across all industries. We are seeking experienced Design Verification Engineers to build the next generation of our cloud server chips. Our success depends on our world-class server infrastructure; we’re handling massive scale and rapid integration of emergent technologies.
As a member of the Cloud-Scale Machine Learning Acceleration team you’ll be responsible for the design and optimization of custom silicon in our data centers.
Key job responsibilities
Verify custom chip designs at the SOC level Integrate 3rd party IPs and VIPs into the SOC testbench Create comprehensive test plans, write robust random test cases, and execute coverage plans Maintain autosmoke and regression infrastructure Dive deep into bugs and triages Mentor junior engineers BASIC QUALIFICATIONS
BS Degree or Higher in EE or CS or CE. 8+ years of design verification experience using System Verilog and UVM 8+ YOE in testbench development including: stimulus, checkers, assertions and coverage PREFERRED QUALIFICATIONS
Experience verifying multiple levels of design including: custom blocks, IP blocks, sub-systems, and full-chip SOC system testing. Experience using multiple verification platforms. Experience with C/C++ and Object-Oriented Programming. Experience with scripting languages, for e.g. Python. Experience with AMBA protocols, for e.g. AHB/APB/AXI Experience with interconnect protocols, for e.g. PCIe and UCIe Experience with memory sub-systems, including cache coherency and synchronization techniques Experience with verifying complex CPU, GPU, or ML accelerator designs Amazon is committed to a diverse and inclusive workplace. Amazon is an equal opportunity employer and does not discriminate on the basis of race, national origin, gender, gender identity, sexual orientation, protected veteran status, disability, age, or other legally protected status.
#J-18808-Ljbffr
Verify custom chip designs at the SOC level Integrate 3rd party IPs and VIPs into the SOC testbench Create comprehensive test plans, write robust random test cases, and execute coverage plans Maintain autosmoke and regression infrastructure Dive deep into bugs and triages Mentor junior engineers BASIC QUALIFICATIONS
BS Degree or Higher in EE or CS or CE. 8+ years of design verification experience using System Verilog and UVM 8+ YOE in testbench development including: stimulus, checkers, assertions and coverage PREFERRED QUALIFICATIONS
Experience verifying multiple levels of design including: custom blocks, IP blocks, sub-systems, and full-chip SOC system testing. Experience using multiple verification platforms. Experience with C/C++ and Object-Oriented Programming. Experience with scripting languages, for e.g. Python. Experience with AMBA protocols, for e.g. AHB/APB/AXI Experience with interconnect protocols, for e.g. PCIe and UCIe Experience with memory sub-systems, including cache coherency and synchronization techniques Experience with verifying complex CPU, GPU, or ML accelerator designs Amazon is committed to a diverse and inclusive workplace. Amazon is an equal opportunity employer and does not discriminate on the basis of race, national origin, gender, gender identity, sexual orientation, protected veteran status, disability, age, or other legally protected status.
#J-18808-Ljbffr