LanceSoft
Electrical Engineering - Cleared Contractor - L5
LanceSoft, Herndon, Virginia, United States, 22070
Job Title: FPGA Engineer
Location:Herdnon, VA
Duration:12 months
Active Secret Clearance is required
Description: Reporting to the Manager, Engineering (ASIC/FPGA), the Senior Member of Engineering Staff (SMES) will be part of the key design team, responsible for the delivery of FPGAs for defense applications. S/he will architect, implement FPGA design, with hands on design/debug with primarily Ethernet, I2C, SPI, AXI protocols.
Essential Functions:
Derive FPGA design specifications from system requirements Develop detailed FPGA architecture for implementation Implement design in RTL (VHDL) and perform module level simulations Perform Synthesis, Place and Route (PAR) and Static Timing Analysis (STA) Perform RTL quality using: Lint, Reset Domain Crossing (RDC), Clock Domain Crossing (CDC) , Static Formal EDA Generate verification test plans and perform End to End Simulations Support Board, FPGA bring up Validate design through HW/SW integration test with test equipment Support product collateral for NSA certification
Qualifications:
Bachelor of Science (BS) -Four year degree or Masters (MS) or PhD from an accredited course of study in engineering, engineering technology (chemistry, physics, mathematics, data science, or Electrical/Electronics/Computer Engineering/Computer Science) 3-5+ years' experience designing FPGA products with VHDL Experience with Xilinx FPGAs and Vivado Experience with Revision control system Experience with Earned Value Management (EVM) Good written, verbal, and presentation skills Active DoD Security Clearance
Preferred Additional Skills:
Experience with mapping algorithms to architecture Experience in C++ (OOP) Experience with any of protocols : Ethernet, TCP/IP, PCIe, NVMe, USB Experience with Xilinx SoC design with SDKs and PetaLinux OS Experience with High-Level Synthesis (HLS) with Vivado HLX or Mentor Catapult
Active Secret Clearance is required
Description: Reporting to the Manager, Engineering (ASIC/FPGA), the Senior Member of Engineering Staff (SMES) will be part of the key design team, responsible for the delivery of FPGAs for defense applications. S/he will architect, implement FPGA design, with hands on design/debug with primarily Ethernet, I2C, SPI, AXI protocols.
Essential Functions:
Derive FPGA design specifications from system requirements Develop detailed FPGA architecture for implementation Implement design in RTL (VHDL) and perform module level simulations Perform Synthesis, Place and Route (PAR) and Static Timing Analysis (STA) Perform RTL quality using: Lint, Reset Domain Crossing (RDC), Clock Domain Crossing (CDC) , Static Formal EDA Generate verification test plans and perform End to End Simulations Support Board, FPGA bring up Validate design through HW/SW integration test with test equipment Support product collateral for NSA certification
Qualifications:
Bachelor of Science (BS) -Four year degree or Masters (MS) or PhD from an accredited course of study in engineering, engineering technology (chemistry, physics, mathematics, data science, or Electrical/Electronics/Computer Engineering/Computer Science) 3-5+ years' experience designing FPGA products with VHDL Experience with Xilinx FPGAs and Vivado Experience with Revision control system Experience with Earned Value Management (EVM) Good written, verbal, and presentation skills Active DoD Security Clearance
Preferred Additional Skills:
Experience with mapping algorithms to architecture Experience in C++ (OOP) Experience with any of protocols : Ethernet, TCP/IP, PCIe, NVMe, USB Experience with Xilinx SoC design with SDKs and PetaLinux OS Experience with High-Level Synthesis (HLS) with Vivado HLX or Mentor Catapult