Microchip Technology Inc.
Technical Staff Engineer - Architecture (SOC)
Microchip Technology Inc., Irvine, California, United States, 92713
Technical Staff Engineer – Architecture (SOC)
About Microchip
Want to join a 17,000‑member team that works on the technology that powers the world around us? Microchip Technology Inc. helps design the technology that runs the world. Our culture supports growth, stability, and unlimited career potential. We pride ourselves on employee development, values‑based decision‑making, and a strong community.
Join our dynamic FPGA (Field Programmable Gate Array) Business Unit as a Technical Staff SOC Architecture Engineer. We are at the forefront of developing SOC FPGA compute platforms for a diverse range of low‑power applications, including smart embedded vision, industrial IoT, access/gateway/aggregation networks, and compute platforms for aerospace and defense. As an SOC Architect, you will collaborate with a team of highly motivated architects and senior designers to define and deliver next‑generation, power‑optimized FPGA solutions.
Key Responsibilities
Lead technical diligence and perform trade‑off analysis of product requirements during the Product Concept Phase, translating them into actionable Design Requirements for the Product Definition Phase.
Collaborate with Embedded Software teams to define optimal Hardware Abstraction Layer (HAL) and driver interfaces, ensuring seamless integration and performance.
Develop detailed microarchitectural specifications, ensuring accurate capture of design intent, identifying technical gaps, and proposing effective remedies.
Drive RTL implementation and partner with Logic Verification and ASIC Implementation teams through synthesis and DFT insertion.
Lead discussions with CPU and IP vendors to shape future features and requirements.
Develop and utilize techniques and tools for SOC benchmarking and bandwidth analysis, delivering optimized system solutions.
Work cross‑functionally with Functional Verification, ASIC Implementation, and Embedded Software teams across multiple geographical locations.
Oversee all facets of interconnect to FPGA fabric, associated peripherals, and IO resources, extending beyond the SOC boundary.
Minimum Qualifications
Master’s degree in Electrical Engineering, Computer Science, or equivalent practical experience.
10–15 years of industry experience in SOC architecture and design.
Proven experience developing ARM M‑Class or RISC‑V Embedded SOC architectures.
Expertise in SOC advanced interconnect, AMBA, SOC peripherals, and DDR memory.
Proficiency in developing microarchitecture specifications, RTL design, and logic simulations.
Hands‑on experience with Verilog, Cadence/Synopsys/Siemens simulation environments, synthesis, and DFT insertion EDA tools.
Strong scripting skills in CSH/BASH, PERL, or Python.
Demonstrated adaptability and flexibility in a fast‑paced, evolving environment.
Excellent verbal and written communication skills, with the ability to convey complex technical concepts to cross‑functional teams.
Proactive problem‑solving attitude and a willingness to take initiative in addressing technical challenges.
Preferred Qualifications
Experience in SOC architecture performance analysis, tools, and simulators at various abstraction levels (Cycle Accurate, TLM, and/or Functional).
Familiarity with UVM and functional coverage methodology.
Experience with vector processing micro‑architectures is a major plus.
Travel Time 0% – 25%
Physical Requirements 80% Sitting, 10% Walking, 10% Standing – Usual Business Hours
Pay Range The annual base salary range for this position, potentially performed in California, is $88,000 – $232,000.*
Equal Employment Opportunity Microchip Technology Inc. is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
*Range is dependent on numerous factors including job location, skills and experience.
#J-18808-Ljbffr
Want to join a 17,000‑member team that works on the technology that powers the world around us? Microchip Technology Inc. helps design the technology that runs the world. Our culture supports growth, stability, and unlimited career potential. We pride ourselves on employee development, values‑based decision‑making, and a strong community.
Join our dynamic FPGA (Field Programmable Gate Array) Business Unit as a Technical Staff SOC Architecture Engineer. We are at the forefront of developing SOC FPGA compute platforms for a diverse range of low‑power applications, including smart embedded vision, industrial IoT, access/gateway/aggregation networks, and compute platforms for aerospace and defense. As an SOC Architect, you will collaborate with a team of highly motivated architects and senior designers to define and deliver next‑generation, power‑optimized FPGA solutions.
Key Responsibilities
Lead technical diligence and perform trade‑off analysis of product requirements during the Product Concept Phase, translating them into actionable Design Requirements for the Product Definition Phase.
Collaborate with Embedded Software teams to define optimal Hardware Abstraction Layer (HAL) and driver interfaces, ensuring seamless integration and performance.
Develop detailed microarchitectural specifications, ensuring accurate capture of design intent, identifying technical gaps, and proposing effective remedies.
Drive RTL implementation and partner with Logic Verification and ASIC Implementation teams through synthesis and DFT insertion.
Lead discussions with CPU and IP vendors to shape future features and requirements.
Develop and utilize techniques and tools for SOC benchmarking and bandwidth analysis, delivering optimized system solutions.
Work cross‑functionally with Functional Verification, ASIC Implementation, and Embedded Software teams across multiple geographical locations.
Oversee all facets of interconnect to FPGA fabric, associated peripherals, and IO resources, extending beyond the SOC boundary.
Minimum Qualifications
Master’s degree in Electrical Engineering, Computer Science, or equivalent practical experience.
10–15 years of industry experience in SOC architecture and design.
Proven experience developing ARM M‑Class or RISC‑V Embedded SOC architectures.
Expertise in SOC advanced interconnect, AMBA, SOC peripherals, and DDR memory.
Proficiency in developing microarchitecture specifications, RTL design, and logic simulations.
Hands‑on experience with Verilog, Cadence/Synopsys/Siemens simulation environments, synthesis, and DFT insertion EDA tools.
Strong scripting skills in CSH/BASH, PERL, or Python.
Demonstrated adaptability and flexibility in a fast‑paced, evolving environment.
Excellent verbal and written communication skills, with the ability to convey complex technical concepts to cross‑functional teams.
Proactive problem‑solving attitude and a willingness to take initiative in addressing technical challenges.
Preferred Qualifications
Experience in SOC architecture performance analysis, tools, and simulators at various abstraction levels (Cycle Accurate, TLM, and/or Functional).
Familiarity with UVM and functional coverage methodology.
Experience with vector processing micro‑architectures is a major plus.
Travel Time 0% – 25%
Physical Requirements 80% Sitting, 10% Walking, 10% Standing – Usual Business Hours
Pay Range The annual base salary range for this position, potentially performed in California, is $88,000 – $232,000.*
Equal Employment Opportunity Microchip Technology Inc. is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
*Range is dependent on numerous factors including job location, skills and experience.
#J-18808-Ljbffr