SPACE EXPLORATION TECHNOLOGIES CORP
Sr. SOC/ASIC Physical Design Methodology/CAD Engineer (Silicon Engineering)
SPACE EXPLORATION TECHNOLOGIES CORP, Sunnyvale, California, United States, 94087
Overview
Sr. SOC/ASIC Physical Design Methodology/CAD Engineer (Silicon Engineering) — Sunnyvale, CA. SpaceX is developing technologies to enable human life on Mars and to deploy Starlink, the world’s largest satellite constellation providing fast, reliable internet globally. We are seeking a motivated, proactive engineer to develop cutting-edge silicon for deployment in space and ground infrastructure, working with cross-disciplinary teams including systems, firmware, architecture, design, validation, product engineering, and ASIC implementation. RESPONSIBILITIES: Create and support innovative RTL2GDSII methodology and CAD flows capable of handling multimillion gate designs for best-in-class PPA and run times. Develop integrated hierarchical physical design flow to enable SoC collateral management for PV/STA/EM/IR signoff. Create dashboards and central reports for project tracking and visualizing results and statistics. Interface directly with RTL, physical design, package design, DFT and other teams to improve methodologies and drive resolutions. Collaborate with EDA tool vendors to evaluate new tools, solve bugs, and improve usability, methodology, and design flow. Set up RTL2GDSII flows for new technology nodes, run regressions, perform QA checks, and release high-quality flows to execution designers before starting the project. Perform partition synthesis and physical implementation steps (synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks). BASIC QUALIFICATIONS: Bachelor’s degree in electrical engineering, computer engineering or computer science. 5+ years of experience in Physical Design and/or CAD for RTL2GDSII flows. PREFERRED SKILLS AND EXPERIENCE: Experience in high-performance, low-power physical design and implementation techniques with industry-standard synthesis, place and route, or signoff tools. Knowledge of cutting-edge technology nodes across foundries. Excellent programming skills in Python, Perl, TCL, Shell, etc., with strong algorithm optimization understanding. Knowledge of creating dashboards and HTML status reporting systems for various EDA tool outputs (synthesis, place and route, signoff, DFT, etc.). Experience with machine learning. Excellent verbal and written communications. Ability to work in a dynamic environment with changing needs and requirements. Team-player with a can-do attitude; able to contribute individually and in a group. Enjoys challenges and learning new skills. ADDITIONAL REQUIREMENTS: Must be willing to work extended hours and weekends as needed. COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/Senior: $170,000.00 - $230,000.00 per year. Your actual level and base salary will be determined on a case-by-case basis and may vary based on job-related knowledge, education, and experience. Base salary is part of a total rewards package including potential long-term incentives, stock options, discretionary bonuses, and the ability to purchase additional stock through an Employee Stock Purchase Plan. Benefits include comprehensive medical, vision, and dental coverage, 401(k), short & long-term disability, life insurance, paid parental leave, vacation, holidays, and sick leave. To conform to U.S. Government export regulations, applicants may need to meet ITAR requirements. SpaceX is an Equal Opportunity Employer; employment is based on merit and qualifications and is not influenced by race, color, religion, gender, national origin/ethnicity, veteran status, disability, age, sexual orientation, gender identity, marital status, or other protected status. Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or requiring reasonable accommodation during the application/interview process should contact EEOCompliance@spacex.com.
#J-18808-Ljbffr
Sr. SOC/ASIC Physical Design Methodology/CAD Engineer (Silicon Engineering) — Sunnyvale, CA. SpaceX is developing technologies to enable human life on Mars and to deploy Starlink, the world’s largest satellite constellation providing fast, reliable internet globally. We are seeking a motivated, proactive engineer to develop cutting-edge silicon for deployment in space and ground infrastructure, working with cross-disciplinary teams including systems, firmware, architecture, design, validation, product engineering, and ASIC implementation. RESPONSIBILITIES: Create and support innovative RTL2GDSII methodology and CAD flows capable of handling multimillion gate designs for best-in-class PPA and run times. Develop integrated hierarchical physical design flow to enable SoC collateral management for PV/STA/EM/IR signoff. Create dashboards and central reports for project tracking and visualizing results and statistics. Interface directly with RTL, physical design, package design, DFT and other teams to improve methodologies and drive resolutions. Collaborate with EDA tool vendors to evaluate new tools, solve bugs, and improve usability, methodology, and design flow. Set up RTL2GDSII flows for new technology nodes, run regressions, perform QA checks, and release high-quality flows to execution designers before starting the project. Perform partition synthesis and physical implementation steps (synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks). BASIC QUALIFICATIONS: Bachelor’s degree in electrical engineering, computer engineering or computer science. 5+ years of experience in Physical Design and/or CAD for RTL2GDSII flows. PREFERRED SKILLS AND EXPERIENCE: Experience in high-performance, low-power physical design and implementation techniques with industry-standard synthesis, place and route, or signoff tools. Knowledge of cutting-edge technology nodes across foundries. Excellent programming skills in Python, Perl, TCL, Shell, etc., with strong algorithm optimization understanding. Knowledge of creating dashboards and HTML status reporting systems for various EDA tool outputs (synthesis, place and route, signoff, DFT, etc.). Experience with machine learning. Excellent verbal and written communications. Ability to work in a dynamic environment with changing needs and requirements. Team-player with a can-do attitude; able to contribute individually and in a group. Enjoys challenges and learning new skills. ADDITIONAL REQUIREMENTS: Must be willing to work extended hours and weekends as needed. COMPENSATION AND BENEFITS: Pay range: Physical Design Engineer/Senior: $170,000.00 - $230,000.00 per year. Your actual level and base salary will be determined on a case-by-case basis and may vary based on job-related knowledge, education, and experience. Base salary is part of a total rewards package including potential long-term incentives, stock options, discretionary bonuses, and the ability to purchase additional stock through an Employee Stock Purchase Plan. Benefits include comprehensive medical, vision, and dental coverage, 401(k), short & long-term disability, life insurance, paid parental leave, vacation, holidays, and sick leave. To conform to U.S. Government export regulations, applicants may need to meet ITAR requirements. SpaceX is an Equal Opportunity Employer; employment is based on merit and qualifications and is not influenced by race, color, religion, gender, national origin/ethnicity, veteran status, disability, age, sexual orientation, gender identity, marital status, or other protected status. Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or requiring reasonable accommodation during the application/interview process should contact EEOCompliance@spacex.com.
#J-18808-Ljbffr