Meta
Join to apply for the
ASIC Engineer, Networking Architecture
role at
Meta 3 days ago Be among the first 25 applicants Join to apply for the
ASIC Engineer, Networking Architecture
role at
Meta Get AI-powered advice on this job and more exclusive features. This range is provided by Meta. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more. Base pay range
$142,000.00/yr - $203,000.00/yr As an Networking ASIC Engineer on the Infrastructure silicon team at Meta, you will be a key player in defining the networking architecture for the leading edge AI training and inference accelerators. Your primary focus will be on networking silicon architecture definition, modeling, performance analysis and collaborating with cross-functional teams.
ASIC Engineer, Networking Architecture Responsibilities:
Develop the architecture specification for NIC subsystems for infrastructure silicon products collaborating with NIC technical lead Provide technical support in functional model development to enable networking firmware creation Provide technical support in cycle approximate networking model development, performance analysis and correlation with design implementation Provide expected key performance indicators for performance analysis of the subsystems
Minimum Qualifications:
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. 5+ years of experience working in a high line rate networking ASIC development targeted for enterprise, data-center or hyperscaler use cases Experience in delivering 10G, 100G, 100 Gbps or higher line rate ethernet or converged ethernet NIC technologies and designs Experience developing acceleration hardware for TCP, UDP, IP, Infiniband, or RDMA technologies
Preferred Qualifications:
Experience working with large clusters of Ethernet or RoCEv2 or Infiniband or NVlink fabrics Experience with networking control plane and SW aspects - Ethernet or RDMA Knowledge of ASIC development on advanced process nodes using chiplet based solutions Experience working with MPI, Collectives and Communications technologies in hyperscale environment Experience and knowledge of data center networking solutions used in large scale clusters, including shallow buffered switches, TOR switches, routers, GPU and CPU servers/acceleration devices Experience in using performance models, performance analysis and performance correlation Experience in performance analysis and performance tuning of RoCE based technologies Experience with upcoming networking standards like UEC Experience in developing PCIe based NICs, Front-end and Back-end NICs Experience in developing networking IPs or offload engines e.g. Networking data plane or control plane subsystems, Security subsystems, or Network processors/cpu subsystems.
About Meta:
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
$142,000/year to $203,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta. Seniority level
Seniority level Not Applicable Employment type
Employment type Full-time Job function
Job function Engineering and Information Technology Industries Technology, Information and Internet Referrals increase your chances of interviewing at Meta by 2x Sign in to set job alerts for “Application Specific Integrated Circuit Engineer” roles.
Principal Engineer, Technology Development
Hardware Specialist, Characterization and Testing Infrastructure
Senior Electronic Hardware Design Engineer
Director of Advance Packaging Silicon Integrator
San Jose, CA $141,500.00-$341,500.00 1 day ago San Francisco Bay Area $70,000.00-$300,000.00 1 year ago Senior System Design Engineer, SSD Memory Systems
San Jose, CA $165,700.00-$232,900.00 2 days ago Milpitas, CA $103,000.00-$175,100.00 1 week ago Milpitas, CA $125,100.00-$212,700.00 3 days ago Calibration Engineer — Drivability and Performance
Hardware Validation Engineer, NPD Hardware
Milpitas, CA $114,100.00-$194,000.00 2 weeks ago Hardware Validation Engineer, NPD Hardware
Software Engineer, Electronic Design Automation
Mountain View, CA $189,000.00-$300,000.00 2 weeks ago Milpitas, CA $114,100.00-$194,000.00 1 week ago Fremont, CA $150,000.00-$225,000.00 1 week ago Hardware Specialist, Powertrain Development and Engineering
Application Specific Integrated Circuit Engineer
San Francisco Bay Area $88,800.00-$166,398.00 2 weeks ago Application Specific Integrated Circuit Verification Engineer
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
ASIC Engineer, Networking Architecture
role at
Meta 3 days ago Be among the first 25 applicants Join to apply for the
ASIC Engineer, Networking Architecture
role at
Meta Get AI-powered advice on this job and more exclusive features. This range is provided by Meta. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more. Base pay range
$142,000.00/yr - $203,000.00/yr As an Networking ASIC Engineer on the Infrastructure silicon team at Meta, you will be a key player in defining the networking architecture for the leading edge AI training and inference accelerators. Your primary focus will be on networking silicon architecture definition, modeling, performance analysis and collaborating with cross-functional teams.
ASIC Engineer, Networking Architecture Responsibilities:
Develop the architecture specification for NIC subsystems for infrastructure silicon products collaborating with NIC technical lead Provide technical support in functional model development to enable networking firmware creation Provide technical support in cycle approximate networking model development, performance analysis and correlation with design implementation Provide expected key performance indicators for performance analysis of the subsystems
Minimum Qualifications:
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience. 5+ years of experience working in a high line rate networking ASIC development targeted for enterprise, data-center or hyperscaler use cases Experience in delivering 10G, 100G, 100 Gbps or higher line rate ethernet or converged ethernet NIC technologies and designs Experience developing acceleration hardware for TCP, UDP, IP, Infiniband, or RDMA technologies
Preferred Qualifications:
Experience working with large clusters of Ethernet or RoCEv2 or Infiniband or NVlink fabrics Experience with networking control plane and SW aspects - Ethernet or RDMA Knowledge of ASIC development on advanced process nodes using chiplet based solutions Experience working with MPI, Collectives and Communications technologies in hyperscale environment Experience and knowledge of data center networking solutions used in large scale clusters, including shallow buffered switches, TOR switches, routers, GPU and CPU servers/acceleration devices Experience in using performance models, performance analysis and performance correlation Experience in performance analysis and performance tuning of RoCE based technologies Experience with upcoming networking standards like UEC Experience in developing PCIe based NICs, Front-end and Back-end NICs Experience in developing networking IPs or offload engines e.g. Networking data plane or control plane subsystems, Security subsystems, or Network processors/cpu subsystems.
About Meta:
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
$142,000/year to $203,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta. Seniority level
Seniority level Not Applicable Employment type
Employment type Full-time Job function
Job function Engineering and Information Technology Industries Technology, Information and Internet Referrals increase your chances of interviewing at Meta by 2x Sign in to set job alerts for “Application Specific Integrated Circuit Engineer” roles.
Principal Engineer, Technology Development
Hardware Specialist, Characterization and Testing Infrastructure
Senior Electronic Hardware Design Engineer
Director of Advance Packaging Silicon Integrator
San Jose, CA $141,500.00-$341,500.00 1 day ago San Francisco Bay Area $70,000.00-$300,000.00 1 year ago Senior System Design Engineer, SSD Memory Systems
San Jose, CA $165,700.00-$232,900.00 2 days ago Milpitas, CA $103,000.00-$175,100.00 1 week ago Milpitas, CA $125,100.00-$212,700.00 3 days ago Calibration Engineer — Drivability and Performance
Hardware Validation Engineer, NPD Hardware
Milpitas, CA $114,100.00-$194,000.00 2 weeks ago Hardware Validation Engineer, NPD Hardware
Software Engineer, Electronic Design Automation
Mountain View, CA $189,000.00-$300,000.00 2 weeks ago Milpitas, CA $114,100.00-$194,000.00 1 week ago Fremont, CA $150,000.00-$225,000.00 1 week ago Hardware Specialist, Powertrain Development and Engineering
Application Specific Integrated Circuit Engineer
San Francisco Bay Area $88,800.00-$166,398.00 2 weeks ago Application Specific Integrated Circuit Verification Engineer
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr