Lightmatter
Staff Analog IC Design Engineer, High-Speed
Lightmatter, Mountain View, California, us, 94039
About This Role
Join a cutting‑edge team at the forefront of silicon photonics and high‑speed transceiver design! As a member of the analog team, you’ll collaborate with our architects and engineers to develop innovative high‑speed analog transceiver solutions for next‑generation optical and wireline communication systems. We are currently hiring for multiple levels for this role. Your level and compensation will be determined by your experience, education, and location. Responsibilities
Support micro‑architecture development with chip architects by conducting feasibility studies Collaborate with members of our design engineering teams (system, digital, analog, photonics) to define electrical requirements Design analog/mixed‑signal blocks with a focus on transceivers and broadband circuits interfacing with silicon photonics elements Document design simulations and verifications towards formal design reviews Drive block‑level floorplan, mask design views, and their reviews Run post‑layout and mixed‑signal top‑level simulations to validate integration Define production and bench‑level test plans Validate performance of the circuits in the lab Qualifications
MS with 8+ years of industry experience, OR Ph.D. with 5+ years of industry experience Experience designing Analog‑Front‑End blocks such as trans‑impedance amplifiers (TIA) and Tx Driver Experience with Tx/Rx equalization techniques and circuits Familiarity with SERDES architectures and implementations Solid understanding of CMOS device characteristics, noise, mismatch, linearity, and design trade‑offs Experience with Cadence Design Environment Ability to work collaboratively with people across multiple functional areas Preferred Qualifications
Knowledge of 3D Electro‑Magnetic (EM) simulation tools is a plus Experience with testing and validating high‑speed analog/mixed‑signal circuits Experience interfacing with silicon photonic modulators (MZM, Ring) is a plus Successful track record in delivering analog/mixed‑signal IPs with 1st‑time success while meeting tight schedules Benefits
Comprehensive Health Care Plan (Medical, Dental & Vision) Retirement Savings Matching Program Life Insurance (Basic, Voluntary & AD&D) Generous Time Off (Vacation, Sick & Public Holidays) Paid Family Leave Short Term & Long Term Disability Training & Development Commuter Benefits Flexible, hybrid workplace model Equity grants (applicable to full‑time employees) Salary Range
Total compensation goes beyond base salary, it also includes a new hire equity grant, annual performance‑based equity, and other rewards that recognize your impact and contribution: $200,000 USD – $240,000 USD. Export Control
Candidates should have capacity to comply with the federally mandated requirements of U.S. export control laws. Employment Type
Full‑time Seniority Level
Mid‑Senior level Lightmatter recruits, employs, trains, compensates, and promotes regardless of race, religion, color, national origin, sex, disability, age, veteran status, and other protected status as required by applicable law.
#J-18808-Ljbffr
Join a cutting‑edge team at the forefront of silicon photonics and high‑speed transceiver design! As a member of the analog team, you’ll collaborate with our architects and engineers to develop innovative high‑speed analog transceiver solutions for next‑generation optical and wireline communication systems. We are currently hiring for multiple levels for this role. Your level and compensation will be determined by your experience, education, and location. Responsibilities
Support micro‑architecture development with chip architects by conducting feasibility studies Collaborate with members of our design engineering teams (system, digital, analog, photonics) to define electrical requirements Design analog/mixed‑signal blocks with a focus on transceivers and broadband circuits interfacing with silicon photonics elements Document design simulations and verifications towards formal design reviews Drive block‑level floorplan, mask design views, and their reviews Run post‑layout and mixed‑signal top‑level simulations to validate integration Define production and bench‑level test plans Validate performance of the circuits in the lab Qualifications
MS with 8+ years of industry experience, OR Ph.D. with 5+ years of industry experience Experience designing Analog‑Front‑End blocks such as trans‑impedance amplifiers (TIA) and Tx Driver Experience with Tx/Rx equalization techniques and circuits Familiarity with SERDES architectures and implementations Solid understanding of CMOS device characteristics, noise, mismatch, linearity, and design trade‑offs Experience with Cadence Design Environment Ability to work collaboratively with people across multiple functional areas Preferred Qualifications
Knowledge of 3D Electro‑Magnetic (EM) simulation tools is a plus Experience with testing and validating high‑speed analog/mixed‑signal circuits Experience interfacing with silicon photonic modulators (MZM, Ring) is a plus Successful track record in delivering analog/mixed‑signal IPs with 1st‑time success while meeting tight schedules Benefits
Comprehensive Health Care Plan (Medical, Dental & Vision) Retirement Savings Matching Program Life Insurance (Basic, Voluntary & AD&D) Generous Time Off (Vacation, Sick & Public Holidays) Paid Family Leave Short Term & Long Term Disability Training & Development Commuter Benefits Flexible, hybrid workplace model Equity grants (applicable to full‑time employees) Salary Range
Total compensation goes beyond base salary, it also includes a new hire equity grant, annual performance‑based equity, and other rewards that recognize your impact and contribution: $200,000 USD – $240,000 USD. Export Control
Candidates should have capacity to comply with the federally mandated requirements of U.S. export control laws. Employment Type
Full‑time Seniority Level
Mid‑Senior level Lightmatter recruits, employs, trains, compensates, and promotes regardless of race, religion, color, national origin, sex, disability, age, veteran status, and other protected status as required by applicable law.
#J-18808-Ljbffr