Logo
Credo

Senior Analog Design Engineer

Credo, San Jose, California, United States, 95199

Save Job

Credo is engineering the future of high-speed connectivity for the AI-driven world. With a deeply rooted legacy of innovation and a passion for solving the most complex networking challenges, we deliver industry-leading solutions that power the next generation of cloud, AI, and hyperscale data centers.

Credo is pioneering a systems-level approach to connectivity, integrating hardware, software, and architecture to deliver holistic solutions. This strategy not only differentiates us in the market but also creates significant value for our customers by accelerating deployment, improving performance, and reducing complexity across their infrastructure.

At Credo, you’ll be part of a team of world-class technologists and engineers that thrive on pushing the limits of what’s possible for some of the world’s most important companies. Our portfolio includes cutting edge solutions including our software,

optical DSPs, PCIe/CXL products, SerDes IP, and advanced Active Electrical Cables (AECs)

all designed for maximum performance, energy efficiency, and scalability.

We foster a culture of

technical excellence, collaboration, and continuous learning , where your ideas can shape the future of connectivity. From silicon architects to systems engineers, every role at Credo contributes to solving real-world problems at scale.

Join us and help us architect the next generation of disruptive networking technologies — because at Credo, We Connect .

About the role Credo is seeking a Sr. Analog Design Engineer for our R&D team. In this role, you will focus on IC development for our SerDes (Serializer/Deserializer) products. You will have the opportunity to work with the most advanced CMOS technology on various analog and mixed‑signal circuit blocks. The ideal candidate should have a deep understanding of analog/mixed‑signal IC design and be able to work independently.

Key Responsibilities

Design analog and mixed‑signal blocks for SerDes technology.

Use CAD tools to run circuit simulations and analyze results.

Work with layout engineers on physical layout and perform post‑layout simulations.

Test and debug designs when silicon returns.

Prepare and maintain design documentation.

Basic Qualifications

M.S. or Ph.D. in Electrical Engineering with emphasis on CMOS analog/mixed‑signal IC design.

5+ years of experience in IC development with advanced CMOS technology; familiarity with FinFET process.

Strong knowledge of analog/mixed‑signal circuits such as op‑amps, bandgap, regulators, comparators, equalization circuits, PLL/DLL, and phase interpolators.

Proficiency with EDA tools including Cadence Virtuoso, Synopsys Custom Compiler, MATLAB, and Verilog.

Hands‑on experience from block definition through design, simulation, layout, and verification.

Preferred Qualifications

Experience with SerDes system design.

Compensation & Benefits Base salary range: $120,000 – $180,000 per year. The base salary ultimately offered is determined through a review of education, experience, training, skills, qualifications, and location. This position is also eligible for a discretionary bonus, equity and a full range of medical and other benefits.

Medical insurance.

Vision insurance.

Employment Details

Seniority level: Mid‑Senior level

Employment type: Full‑time

Industries: Semiconductor Manufacturing and Computer Hardware Manufacturing

Equal Opportunity Employer Credo is an Equal Opportunity Employer. We are committed to creating an inclusive environment for all employees and welcome applicants from diverse backgrounds without regard to race, color, religion, gender, sex, sexual orientation, national origin, genetic information, age, disability, veteran status, or any other legally protected basis. Accommodation for Disability If you have a disability or special need that requires accommodation to navigate our website or complete the application process, email people@credosemi.com. Referrals increase your chances of interviewing at Credo by 2x.

#J-18808-Ljbffr