WinMax Systems Corporation
GPU Emulation/Verification Engineer
WinMax Systems Corporation, Mountain View, California, us, 94039
Duties:
General Description Vision: Assist the bring-up of GPU RTL model on an emulation platform. Support several emulation usage models and the engineering staff.
Responsibilities Include:
Help create and maintain infrastructure to facilitate efficient debug of defects observed on emulation platform.
Support emulation platform users.
Work directly with verification and regression teams, the RTL design team, and the software development team.
Support full chip debug using the Palladium emulator and other simulation environments.
Support using the emulation platform for performance and power characterization.
Work closely with hardware and software teams to find, debug and track bugs.
Skills: Experience Requirements: Debugging complex digital designs in a verification or design role, preferably on a GPU and/or multi-processor CPU design. Ability to triage and diagnose test failures to efficiently root-cause design and/or SW bugs. Ability to transition between HW and SW debug, as needed, while debugging issues. Has used or is familiar with IUS and/or VCS simulation and debug, including Simvision and/or Verdi waveform debugging.
Education: BS or MS in EE or Computer Engineering At least 3 years of industry experience in verification or design. Proficient in RTL HDL (preferably System Verilog) Proficient in scripting languages (Python (preferred), Perl, TCL, shell and makefile environments) Good verbal and written communication skills.
Additional Information Bachelor's or Master’s degree in computer science or equivalent
#J-18808-Ljbffr
Responsibilities Include:
Help create and maintain infrastructure to facilitate efficient debug of defects observed on emulation platform.
Support emulation platform users.
Work directly with verification and regression teams, the RTL design team, and the software development team.
Support full chip debug using the Palladium emulator and other simulation environments.
Support using the emulation platform for performance and power characterization.
Work closely with hardware and software teams to find, debug and track bugs.
Skills: Experience Requirements: Debugging complex digital designs in a verification or design role, preferably on a GPU and/or multi-processor CPU design. Ability to triage and diagnose test failures to efficiently root-cause design and/or SW bugs. Ability to transition between HW and SW debug, as needed, while debugging issues. Has used or is familiar with IUS and/or VCS simulation and debug, including Simvision and/or Verdi waveform debugging.
Education: BS or MS in EE or Computer Engineering At least 3 years of industry experience in verification or design. Proficient in RTL HDL (preferably System Verilog) Proficient in scripting languages (Python (preferred), Perl, TCL, shell and makefile environments) Good verbal and written communication skills.
Additional Information Bachelor's or Master’s degree in computer science or equivalent
#J-18808-Ljbffr