Rivos Inc.
Join to apply for the
Senior Memory Design Engineer
role at
Rivos Inc. 1 year ago Be among the first 25 applicants Join to apply for the
Senior Memory Design Engineer
role at
Rivos Inc. Get AI-powered advice on this job and more exclusive features. Rivos Custom Circuits team is seeking highly motivated candidates to develop state of the art custom SRAM memories, Register file memories, and compiled memories to improve circuit performance, optimize dynamic and static power and support silicon bring up. The role will be at the center of a state-of-the art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly. The qualified candidate will be responsible for designing and delivering custom circuits from scratch. Candidates must have 8-10 years of experience in transistor level circuit design, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization.
Key Qualifications
The ideal candidate will have 12-15 years of custom circuit design experience from RTL-GDS for CPU and SoC applications Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells Experience designing transistor-level custom circuits in advanced FinFET technology nodes Must have a solid experience with the custom circuit tool flows for delivering design collaterals A solid understanding of device physics, process technology and circuit design techniques for high performance, low power, and power gating Experience with advanced process design rules and supervising mask design Knowledge developing automation for compilers and standard cells Post-Silicon test and debug experience Ability to work well in a team and be productive under aggressive schedules. Excellent problem solving, written and verbal communication
Responsibilities
Drive design and development of SRAM, register file, custom cells to enable high performance and low power designs Work with microarchitecture team to gather specifications and drive optimal implementation Conduct early sizing estimates and PPA analysis . Design entry and simulations for optimal design sizing. Design equivalence checking using the latest industry standard LEC tools Work closely with mask designers on custom design implementation, DFM and yield enhancement features Deliver high quality design collateral Collaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom design Interact with technology team, participate in developing design and test plans Collaborate with CAD teams and drive design flow enhancements
Education And Experience
Master’s Degree or Bachelor’s Degree with 12-15 years of experience
Seniority level
Seniority level Mid-Senior level Employment type
Employment type Full-time Job function
Job function Engineering and Information Technology Industries Computer Hardware Manufacturing Referrals increase your chances of interviewing at Rivos Inc. by 2x Get notified about new Senior Design Engineer jobs in
Santa Clara, CA . Staff Design Manager, Discover and Explore
Mountain View, CA $178,000.00-$265,000.00 1 week ago Sunnyvale, CA $170,000.00-$240,000.00 2 weeks ago Sunnyvale, CA $204,000.00-$281,000.00 2 weeks ago Design Manager - Higher Education - Mid Level
San Jose, CA $88,000.00-$107,000.00 2 weeks ago Manager and Associate Creative Director, Design (GTM)
Sr. Mechanical Design Engineer, Structures, Drive Systems, Semi
Milpitas, CA $140,700.00-$239,200.00 2 weeks ago Sr. Manager, Mechanical Design Engineering, Energy
Sr. Mechanical Design Engineer, Power Electronics
Sr. Mechanical Design Engineer - Wafer Chucks & Wafer Positioning Stages
Senior Design and Simulation Engineer (HIL)
San Francisco Bay Area $160,000.00-$240,000.00 2 weeks ago San Jose, CA $185,000.00-$225,000.00 16 hours ago Senior Mechanical Engineer - Low Voltage Electronics
CAD/CAM Engineering Manager 2 - R10197802
Sunnyvale, CA $142,200.00-$213,400.00 1 month ago Senior Mechanical Engineer (Vision Equipment)
Sunnyvale, CA $129,000.00-$218,300.00 2 weeks ago San Jose, CA $200,000.00-$230,000.00 2 weeks ago Senior Mechanical Engineer – Interconnect Design
Interaction Design Manager, Google Search
Mountain View, CA $224,000.00-$315,000.00 1 week ago Sr. Opto-Mechanical Design Engineer (Opto-Mech camera development technical lead)
Senior Hardware Design Engineer – Display Development
Mountain View, CA $131,000.00-$202,000.00 6 days ago San Mateo, CA $169,500.00-$254,300.00 1 hour ago Product Hardware Design Manager - Aggregator
Mountain View, CA $168,000.00-$258,800.00 1 week ago Mountain View, CA $183,000.00-$271,000.00 1 week ago Mountain View, CA $224,000.00-$315,000.00 15 hours ago San Jose, CA $200,000.00-$300,000.00 1 week ago Mountain View, CA $178,000.00-$265,000.00 2 weeks ago Senior Mechanical Engineer – Mechatronics
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Senior Memory Design Engineer
role at
Rivos Inc. 1 year ago Be among the first 25 applicants Join to apply for the
Senior Memory Design Engineer
role at
Rivos Inc. Get AI-powered advice on this job and more exclusive features. Rivos Custom Circuits team is seeking highly motivated candidates to develop state of the art custom SRAM memories, Register file memories, and compiled memories to improve circuit performance, optimize dynamic and static power and support silicon bring up. The role will be at the center of a state-of-the art circuit design effort, interfacing with all disciplines and have a critical impact on getting products to market quickly. The qualified candidate will be responsible for designing and delivering custom circuits from scratch. Candidates must have 8-10 years of experience in transistor level circuit design, circuit simulation, equivalence checking, PPA trade off analysis, low power design techniques, timing, noise and power characterization.
Key Qualifications
The ideal candidate will have 12-15 years of custom circuit design experience from RTL-GDS for CPU and SoC applications Prior experience and proven success of successfully designing high performance SRAM memories, Register file memories, SRAM compilers, data path designs and standard cells Experience designing transistor-level custom circuits in advanced FinFET technology nodes Must have a solid experience with the custom circuit tool flows for delivering design collaterals A solid understanding of device physics, process technology and circuit design techniques for high performance, low power, and power gating Experience with advanced process design rules and supervising mask design Knowledge developing automation for compilers and standard cells Post-Silicon test and debug experience Ability to work well in a team and be productive under aggressive schedules. Excellent problem solving, written and verbal communication
Responsibilities
Drive design and development of SRAM, register file, custom cells to enable high performance and low power designs Work with microarchitecture team to gather specifications and drive optimal implementation Conduct early sizing estimates and PPA analysis . Design entry and simulations for optimal design sizing. Design equivalence checking using the latest industry standard LEC tools Work closely with mask designers on custom design implementation, DFM and yield enhancement features Deliver high quality design collateral Collaborate with the CPU and SoC Physical design teams on floorplanning, placement, timing and power closure of the custom design Interact with technology team, participate in developing design and test plans Collaborate with CAD teams and drive design flow enhancements
Education And Experience
Master’s Degree or Bachelor’s Degree with 12-15 years of experience
Seniority level
Seniority level Mid-Senior level Employment type
Employment type Full-time Job function
Job function Engineering and Information Technology Industries Computer Hardware Manufacturing Referrals increase your chances of interviewing at Rivos Inc. by 2x Get notified about new Senior Design Engineer jobs in
Santa Clara, CA . Staff Design Manager, Discover and Explore
Mountain View, CA $178,000.00-$265,000.00 1 week ago Sunnyvale, CA $170,000.00-$240,000.00 2 weeks ago Sunnyvale, CA $204,000.00-$281,000.00 2 weeks ago Design Manager - Higher Education - Mid Level
San Jose, CA $88,000.00-$107,000.00 2 weeks ago Manager and Associate Creative Director, Design (GTM)
Sr. Mechanical Design Engineer, Structures, Drive Systems, Semi
Milpitas, CA $140,700.00-$239,200.00 2 weeks ago Sr. Manager, Mechanical Design Engineering, Energy
Sr. Mechanical Design Engineer, Power Electronics
Sr. Mechanical Design Engineer - Wafer Chucks & Wafer Positioning Stages
Senior Design and Simulation Engineer (HIL)
San Francisco Bay Area $160,000.00-$240,000.00 2 weeks ago San Jose, CA $185,000.00-$225,000.00 16 hours ago Senior Mechanical Engineer - Low Voltage Electronics
CAD/CAM Engineering Manager 2 - R10197802
Sunnyvale, CA $142,200.00-$213,400.00 1 month ago Senior Mechanical Engineer (Vision Equipment)
Sunnyvale, CA $129,000.00-$218,300.00 2 weeks ago San Jose, CA $200,000.00-$230,000.00 2 weeks ago Senior Mechanical Engineer – Interconnect Design
Interaction Design Manager, Google Search
Mountain View, CA $224,000.00-$315,000.00 1 week ago Sr. Opto-Mechanical Design Engineer (Opto-Mech camera development technical lead)
Senior Hardware Design Engineer – Display Development
Mountain View, CA $131,000.00-$202,000.00 6 days ago San Mateo, CA $169,500.00-$254,300.00 1 hour ago Product Hardware Design Manager - Aggregator
Mountain View, CA $168,000.00-$258,800.00 1 week ago Mountain View, CA $183,000.00-$271,000.00 1 week ago Mountain View, CA $224,000.00-$315,000.00 15 hours ago San Jose, CA $200,000.00-$300,000.00 1 week ago Mountain View, CA $178,000.00-$265,000.00 2 weeks ago Senior Mechanical Engineer – Mechatronics
We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr