Logo
TEEMA Solutions Group

Software Compiler Engineer

TEEMA Solutions Group, WorkFromHome

Save Job

Location: Santa Clara, CA (Hybrid) | Type: Full-Time
Compensation: $150K–$300K + Competitive Equity | Visa Sponsorship: H-1B, O-1, OPT

About the Opportunity

Initio Capital is hiring a Software Compiler Engineer on behalf of a stealth-mode systems startup building the next-generation server architecture for high-performance, energy-efficient, and secure computing.

This is a rare opportunity to contribute to foundational technology in a space that’s redefining silicon and software co-design. The company is tackling compiler infrastructure at the bleeding edge of open-source (LLVM, GCC, binutils), working hand-in-hand with hardware and architecture teams to bridge the gap between RISC-V hardware and modern software stacks.

About the Role

As a Compiler Engineer , you’ll own critical pieces of toolchain development—helping optimize compiler output, run performance benchmarks, and solve real-world bottlenecks. You’ll make upstream contributions to key open-source ecosystems while also shipping tools that impact next-generation chips.

This is an extremely high-leverage technical role, ideal for someone who thrives at the intersection of software, compilers, and architecture.

What You’ll Do

Contribute to and extend compilers such as LLVM, GCC, and binutils

Benchmark and analyze compiler performance against real-world workloads

Optimize code generation for RISC-V targets and beyond

Work cross-functionally with architecture and silicon teams to align compiler improvements with hardware design

Push upstream patches and improve the broader open-source toolchain ecosystem

Shape the roadmap for tooling infrastructure supporting custom silicon deployments

What We’re Looking For

3–5+ years of experience in compiler/toolchain development

Strong fluency in C/C++ (required); Rust is a plus

Deep understanding of compiler internals (LLVM or GCC in particular)

Proven experience profiling workloads and improving compiler output

Ability to think across the hardware/software boundary

Clear communication and collaborative approach to solving low-level systems problems

Prior contributions to open-source compilers or toolchain libraries

Familiarity with the RISC-V instruction set and architecture

Experience in chip simulation, systems programming, or microarchitecture modeling

Real-world experience improving performance for compute-heavy applications

Equity: Competitive early-stage equity package

H-1B, O-1, and OPT sponsorship available

Opportunity to work on cutting-edge infrastructure tech with top-tier engineering talent

Hybrid work setup in Santa Clara, CA

Backed by leading investors in silicon, hardware, and systems innovation

This is a chance to work on technology that will outlast any app—at the core of next-gen compute infrastructure.

Apply now to join the founding engineering team.

#J-18808-Ljbffr