CPU Cache Subsystem Design Manager

Join to apply for the CPU Cache Subsystem Design Manager role at Google

1 week ago Be among the first 25 applicants

Join to apply for the CPU Cache Subsystem Design Manager role at Google

Note: By applying to this position you will have an opportunity to share your preferred working location from the following: Mountain View, CA, USA; Austin, TX, USA; Portland, OR, USA; Poughkeepsie, NY, USA .Minimum qualifications:

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.
• 10 years of experience in CPU memory subsystem design.
• 10 years of experience in high-performance CPU, cache subsystem or AI accelerator logic/RTL design including microarchitecture definition and PPA optimizations.
• 6 years of experience leading and managing teams for modern processor subsystems with high speed, and lower power design.
  

Preferred qualifications:

• Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, or related field, or equivalent practical experience.
• Experience with front-end quality checks (e.g., Lint, CDC/RDC, Synthesis, design for testing, UPF, and Low Power Optimization/Estimation).
• Experience with mobile CPU subsystem and SoC architecture/integration.
• Experience with ARM Instruction Set Architecture.
  

About The Job
Be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's direct-to-consumer products. You'll contribute to the innovation behind products loved by millions worldwide. Your expertise will shape the next generation of hardware experiences, delivering unparalleled performance, efficiency, and integration.
In this role, you will contribute to all phases of designs of CPU subsystems from design specification to productization, including integration into the goal-oriented System on a Chips (SoC).
You will lead and manage a front-end design team, collaborate with members of architecture, software, verification, power, Design for Testability (DFT), physical design teams to define the microarchitecture and schedule in delivering high quality RTL that meets project goals.
You will help your team grow and solve technical problems with innovative micro-architecture and practical logic solutions. You will be responsible for evaluating and deciding on the best design options with complexity, performance, power and area and schedule in mind.
The US base salary range for this full-time position is $227,000-$320,000 + bonus + equity + benefits. Our salary ranges are determined by role, level, and location. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits. Learn more about benefits at Google .
Responsibilities

• Lead and manage a team of design engineers working on CPU, cache subsystem, or AI accelerator design and integration into SoC, emphasizing on microarchitecture and RTL design for the next generation CPU subsystem.
• Review/propose performance enhancing microarchitecture features, and work with Software, Architect and Performance teams for trade-off studies. Communicate the pros and cons of microarchitecture enhancements.
• Deliver with plans on achieving project milestones and goals, towards a design that meets production quality on schedule.
• Work with the Verification team to ensure production of quality designs, the physical design and power teams to meet frequency, power, and area goals.
• Focus on cache subsystem design, e.g., L1(LSU), L2/L3 private and shared caches, and optimizations with other parts of the CPU to deliver the best Power Performance Area (PPA).
  
  

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. See also Google's EEO Policy and EEO is the Law. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form .

Seniority level

• Seniority level

  Not Applicable

Employment type

• Employment type

  Full-time

Job function

• Job function

  Other, Information Technology, and Engineering

• Industries

  Information Services and Technology, Information and Internet

Referrals increase your chances of interviewing at Google by 2x

Get notified about new Design Manager jobs in Austin, TX .

Austin, TX $153,900.00-$223,250.00 1 week ago

Austin, TX $75,000.00-$130,000.00 1 week ago

Design Team Leader – Advanced Manufacturing Facility

Senior Design Manager - Architectural and Engineering Projects

Austin, TX $94,944.00-$161,405.00 3 days ago

Austin, TX $135,000.00-$185,000.00 3 weeks ago

Design Engineering Manager, Texas Institute for Electronics

Product Design Eng Manager, DCC Communities, Data Center Engineering, Electrical Solutions

Austin, TX $116,500.00-$192,600.00 2 days ago

Austin, TX $75,560.00-$94,449.00 3 days ago

Project Director – Major Design Build Projects (Highways/Bridges)

Engineering Manager, In House Cell Design

Marketing Technology Sr. Manager Digital Design Systems Program

Pre-Construction Manager - Amazon AIR, NA Design and Construction, Amazon AIR

Austin, TX $81,200.00-$181,600.00 2 weeks ago

Austin, TX $142,000.00-$202,000.00 1 week ago

Round Rock, TX $137,600.00-$172,000.00 2 days ago

Sr Manager Retail Planning and Workforce Management

Sr Project Manager - Finance (100% Remote)

Owner's Construction Manager (New Construction - Student Housing)

Project Manager, Product Data Operations

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr