CPU Microarchitecture/RTL Engineer - Execution, Load/Store
Apple Inc. - Santa Clara, California, us, 95053
Work at Apple Inc.
Overview
- View job
Overview
As a CPU Microarchitect/RTL Engineer, you will: Own or participate in microarchitecture development and specification, from high-level exploration to detailed design Develop, assess, and refine RTL design to meet power, performance, area, and timing goals Support test bench development and simulation for functional and performance verification Explore high-performance strategies and validate RTL design against targeted performance metrics Collaborate with multifunctional teams to implement and validate physical design aspects such as timing, area, reliability, testability, and power Minimum Qualifications
Bachelor's degree in Computer or Electrical Engineering Knowledge of microprocessor architecture Proficiency in Verilog and/or VHDL Experience with simulators and waveform debugging tools Understanding of logic design principles, including timing and power considerations Preferred Qualifications
Expertise in areas like out-of-order execution, instruction scheduling, cache and memory subsystems Understanding of low power microarchitecture techniques Knowledge of high-performance CPU microarchitecture trade-offs Experience in C or C++ programming Experience with interpretive languages such as Perl or Python This role is located in Santa Clara, CA, and offers a competitive salary range of $126,800 to $190,900, depending on experience and qualifications. Apple provides comprehensive benefits, including medical, dental, retirement plans, stock options, educational reimbursement, and more. This position may also be eligible for bonuses, commissions, and relocation assistance. Apple is an equal opportunity employer committed to diversity and inclusion. We encourage applications from all qualified individuals regardless of race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or other protected characteristics.
#J-18808-Ljbffr