Meta
ASIC Engineer, Design Verification
Meta - Sunnyvale, California, United States, 94087
Work at Meta
Overview
- View job
Overview
Summary:
Meta is hiring ASIC Design Verification Engineer within the Infrastructure organization. We are looking for individuals with experience in Design Verification to build IP and System On Chip (SoC) for data center applications.As a Design Verification Engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative ASIC solutions for Meta’s data center applications. You will be responsible for the verification closure of a design module or sub-system from test-planning, UVM based testbench development to verification closure. Along with traditional simulation, use other approaches like Formal and Emulation to achieve a bug-free design. The role also provides ample opportunities to partner and collaborate with full stack software, hardware, ASIC Design, Emulation and Post-Silicon teams towards creating a first-pass silicon success.
Required Skills:
ASIC Engineer, Design Verification Responsibilities:
Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
Develop functional tests based on verification test plan
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
Debug, root-cause and resolve functional failures in the design, partnering with the Design team
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
Minimum Qualifications: Minimum Qualifications: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Track record of 'first-pass success' in ASIC development cycles
12+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
12+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
3+ years experience leading AI/ML inference/training ASIC design verification
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Preferred Qualifications: Preferred Qualifications: Experience in development of UVM based verification environments from scratch
Experience with revision control systems like Mercurial(Hg), Git or SVN
Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
Experience with verification of ARM/RISC-V based sub-systems or SoCs
Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet
Experience working across and building relationships with cross-functional design, model and emulation teams
Public Compensation: $212,000/year to $291,000/year + bonus + equity + benefits Industry:
Internet Equal Opportunity: Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment. Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
#J-18808-Ljbffr
Develop functional tests based on verification test plan
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
Debug, root-cause and resolve functional failures in the design, partnering with the Design team
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
Minimum Qualifications: Minimum Qualifications: Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
Track record of 'first-pass success' in ASIC development cycles
12+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
12+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
3+ years experience leading AI/ML inference/training ASIC design verification
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Preferred Qualifications: Preferred Qualifications: Experience in development of UVM based verification environments from scratch
Experience with revision control systems like Mercurial(Hg), Git or SVN
Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation
Experience with verification of ARM/RISC-V based sub-systems or SoCs
Experience with IP or integration verification of high-speed interfaces like PCIe, DDR, Ethernet
Experience working across and building relationships with cross-functional design, model and emulation teams
Public Compensation: $212,000/year to $291,000/year + bonus + equity + benefits Industry:
Internet Equal Opportunity: Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment. Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
#J-18808-Ljbffr