Get new jobs for this search by email
Lead Mixed-Signal IC Layout Design Engineer
Chelsea Search Group - Richardson, Texas, United States, 75080 6 days ago
Mixed-Signal IC Layout LeadFull-time + BenefitsRichardson, Texas (onsite/hybrid)US Citizen or US Permanent Resident...
More...
Sr.Engineer/Staff EMIR CAD Engineer
Qualcomm - Santa Clara, California, us, 95053 6 days ago
Company:Qualcomm Technologies, Inc.Job Area:Engineering Group, Engineering Group > CPU EngineeringGeneral Summ...
More...
Senior Physical Design Engineer
ACL Digital - Santa Clara, California, us, 95053 1 days ago
Job Description:Responsible for doing all aspects of SOC Physical Design implementation. For this position, the candidate will be representi...
More...
Senior Engineer, Physical Design - EMIR
Georgian Partners - California, Missouri, United States, 65018 5 days ago
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI...
More...
Senior Engineer, Physical Design - EMIR
Georgian Partners - California, Missouri, United States, 65018 4 days ago
Tenstorrent is leading the industry on cutting-edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI...
More...
Mixed Signal Engineer II
Ambarella, Inc. - Headquarters, Idaho, United States 5 days ago
AI Vision Processors For Edge ApplicationsOur solutions make cameras smarter by extracting valuable data from high-resolution video streams....
More...
Physical Design Methodology CAD Engineer
Apple Inc. - Beaverton, Oregon, us, 97078 5 days ago
Physical Design Methodology CAD EngineerAdd to Favorites Physical Design Methodology CAD Engineer
Do you love creating elegant solutions to ...
More...
Go to next pageChelsea Search Group - Richardson, Texas, United States, 75080
Work at Chelsea Search Group
Mixed-Signal IC Layout Lead
Full-time + Benefits
Richardson, Texas (onsite/hybrid)
US Citizen or US Permanent Resident
Responsibilities:
• Chip-level integration including IP blocks, digital blocks, and analog blocks
• Chip-level verification including DRC/LVS/EMIR, parasitic extraction, and metal density fill
Required Experience:
• 10+ years industry experience in IC layout
• Solid experience in Cadence Virtuoso/Synopsys Custom Compiler Layout tool and verification tools, Calibre/PVS/IC Validator
• Experience in LVS and DRC
• Good understanding of the semiconductor foundry process flow
• BSEE or Associate of Applied Science (ASS) degree in IC Layout Design
• Strong communication and customer service skills, ability to work under time constraints, attention to details, reading layout specifications
IC MASK LAYOUT DESIGN GROUP on LinkedIn: https://www.linkedin.com/groups/13537705/
See details and apply
Lead Mixed-Signal IC Layout Design Engineer