Logo
WIT Recruiting

FPGA Design Engineer

WIT Recruiting, San Francisco, California, United States, 94199

Save Job

Base pay range

$125,000.00/yr - $200,000.00/yr Overview

Senior Digital Hardware FPGA Design Engineer We are looking for a senior FPGA design engineer to help build next-generation systems. This role is hands-on, working directly with hardware and developing new techniques to improve performance. You will focus on micro-architecture design, implementation, and testing of customer-facing features in FPGA RTL. The ideal candidate has strong experience in FPGA design, verification, bring-up, and debug, along with skills in scripting and writing basic low-level drivers. Responsibilities

Define, develop, integrate, and test features across the FPGA stack Work on FPGA development including RTL, simulation, high-speed digital design, DSP algorithm development, verification, synthesis, and timing analysis Perform hands-on work using lab tools for board bring-up and troubleshooting Develop and integrate customer-facing features, incorporating feedback into the design process Collaborate with embedded software engineers, other FPGA/ASIC designers, and business stakeholders on functionality, interfaces, and documentation Build automation scripts for repetitive tasks to improve efficiency and reliability Qualifications

Bachelor’s in Electrical or Computer Engineering (Master’s preferred) 5+ years of FPGA development experience, including HDL coding, simulation, test bench development, synthesis, and timing closure Strong skills in Verilog and SystemVerilog (or VHDL) Proficient in C or C++ Experience with Xilinx or Intel FPGA toolchains Strong embedded system development experience with devices such as Xilinx Zynq or Intel Arria Preferred Qualifications

Familiarity with HLS, Vivado, and Vitis tools Experience with DSP and algorithm development Knowledge of verification methodologies such as UVM Experience with version control (git) Proficiency in scripting (TCL, Python, Bash) Experience with industrial safety systems and functional safety development processes Seniority level

Mid-Senior level Employment type

Full-time Benefits

Medical insurance Vision insurance 401(k)

#J-18808-Ljbffr