WIT Recruiting
Base pay
$125,000.00/yr - $232,000.00/yr
Responsibilities
Design, develop, integrate, and test features throughout the FPGA development stack.
Contribute to all aspects of FPGA design, including RTL development, simulation, high-speed digital design, DSP algorithm implementation, verification, synthesis, and timing analysis.
Perform hands-on debugging and bring-up using lab tools such as oscilloscopes, logic analyzers, and protocol analyzers.
Develop customer-facing features with a focus on impact and usability, incorporating feedback into the design cycle.
Collaborate cross-functionally with embedded software engineers, hardware designers, and product teams to define interfaces, functionality, and documentation.
Create automation scripts to streamline repetitive tasks and improve efficiency and reliability.
Required Qualifications
Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field; Master’s degree preferred.
Minimum 5 years of hands-on experience in FPGA development, including RTL coding, simulation, test bench creation, synthesis, and timing closure.
Strong proficiency in Verilog and/or SystemVerilog (or VHDL).
Solid programming experience in C or C++.
Experience with Xilinx or Intel FPGA development tools and workflows.
In-depth knowledge of embedded systems development on platforms such as Xilinx Zynq or Intel Arria.
Preferred Qualifications
Familiarity with High-Level Synthesis (HLS), Xilinx Vivado, and Vitis toolchains.
Understanding of digital signal processing (DSP) concepts and algorithm implementation.
Experience with advanced verification methodologies such as UVM.
Comfortable working with version control systems like Git using best practices.
Experience with scripting languages such as TCL, Python, or Bash.
Background in industrial safety systems and functional safety development processes.
Seniority level
Mid-Senior level
Employment type
Full-time
Industries
Automation Machinery Manufacturing
Referrals increase your chances of interviewing at WIT Recruiting by 2x
#J-18808-Ljbffr
$125,000.00/yr - $232,000.00/yr
Responsibilities
Design, develop, integrate, and test features throughout the FPGA development stack.
Contribute to all aspects of FPGA design, including RTL development, simulation, high-speed digital design, DSP algorithm implementation, verification, synthesis, and timing analysis.
Perform hands-on debugging and bring-up using lab tools such as oscilloscopes, logic analyzers, and protocol analyzers.
Develop customer-facing features with a focus on impact and usability, incorporating feedback into the design cycle.
Collaborate cross-functionally with embedded software engineers, hardware designers, and product teams to define interfaces, functionality, and documentation.
Create automation scripts to streamline repetitive tasks and improve efficiency and reliability.
Required Qualifications
Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field; Master’s degree preferred.
Minimum 5 years of hands-on experience in FPGA development, including RTL coding, simulation, test bench creation, synthesis, and timing closure.
Strong proficiency in Verilog and/or SystemVerilog (or VHDL).
Solid programming experience in C or C++.
Experience with Xilinx or Intel FPGA development tools and workflows.
In-depth knowledge of embedded systems development on platforms such as Xilinx Zynq or Intel Arria.
Preferred Qualifications
Familiarity with High-Level Synthesis (HLS), Xilinx Vivado, and Vitis toolchains.
Understanding of digital signal processing (DSP) concepts and algorithm implementation.
Experience with advanced verification methodologies such as UVM.
Comfortable working with version control systems like Git using best practices.
Experience with scripting languages such as TCL, Python, or Bash.
Background in industrial safety systems and functional safety development processes.
Seniority level
Mid-Senior level
Employment type
Full-time
Industries
Automation Machinery Manufacturing
Referrals increase your chances of interviewing at WIT Recruiting by 2x
#J-18808-Ljbffr