Nutanix
Senior Design Verification Engineer – Power-Aware Verification (San Diego/Santa
Nutanix, San Diego, California, United States, 92189
Overview
Qualcomm Technologies, Inc. is seeking a seasoned Design Verification Engineer with deep expertise in Power-Aware Verification to ensure next-generation IP blocks meet high standards of functionality and efficiency. This role is within the Engineering Group, Video Systems, HW Architecture. Key Responsibilities
Architect and implement SystemVerilog/UVM testbenches for complex video and computer vision IP blocks. Develop and validate power-aware testbenches using UPF, ensuring low-power design intent is accurately captured and verified. Write and maintain UVM sequences for functional and power-aware scenarios. Execute power-aware simulations, gate-level simulations, and formal verification. Collaborate cross-functionally with RTL, DFT, PD, and firmware teams to ensure full verification coverage. Debug and resolve issues across simulation and post-silicon environments. Automate regression environments using Python, Perl, or similar scripting languages. Drive KPIs related to system performance, area, and power metrics. Lead technical challenges and mentor junior engineers. Minimum Qualifications
Bachelor’s degree in Computer/Electrical Engineering, Computer Science, or related field with 10+ years of relevant experience OR Master’s degree with 7+ years of experience OR PhD with 5+ years of experience Preferred Qualifications
Strong expertise in Unified Power Format (UPF) and power-aware verification methodologies. Proven track record of successful tapeouts and post-silicon debug. Proficiency in C++/Python for firmware interaction and test content generation. Background in computer vision, multimedia, or video processing hardware. Experience working in large matrixed organizations and interacting with senior leadership. Demonstrated technical leadership in cross-functional teams. Additional Qualifications
Minimum qualifications (alternate wording): Bachelor’s degree in Computer or Electrical Engineering, Computer Science, or related field and 6+ years of Software Engineering, Hardware Engineering, Systems Engineering, or related experience; OR Master’s degree and 5+ years; OR PhD and 4+ years. EEO and Benefits
Qualcomm is an equal opportunity employer. Qualcomm is committed to providing an accessible process for applicants with disabilities. Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Pay range and other compensation: $179,000.00 - $268,400.00. Salary is one component of total compensation along with an annual discretionary bonus program and potential RSU grants. We offer a comprehensive benefits package. For more information, our recruiter can discuss offerings and benefits details.
#J-18808-Ljbffr
Qualcomm Technologies, Inc. is seeking a seasoned Design Verification Engineer with deep expertise in Power-Aware Verification to ensure next-generation IP blocks meet high standards of functionality and efficiency. This role is within the Engineering Group, Video Systems, HW Architecture. Key Responsibilities
Architect and implement SystemVerilog/UVM testbenches for complex video and computer vision IP blocks. Develop and validate power-aware testbenches using UPF, ensuring low-power design intent is accurately captured and verified. Write and maintain UVM sequences for functional and power-aware scenarios. Execute power-aware simulations, gate-level simulations, and formal verification. Collaborate cross-functionally with RTL, DFT, PD, and firmware teams to ensure full verification coverage. Debug and resolve issues across simulation and post-silicon environments. Automate regression environments using Python, Perl, or similar scripting languages. Drive KPIs related to system performance, area, and power metrics. Lead technical challenges and mentor junior engineers. Minimum Qualifications
Bachelor’s degree in Computer/Electrical Engineering, Computer Science, or related field with 10+ years of relevant experience OR Master’s degree with 7+ years of experience OR PhD with 5+ years of experience Preferred Qualifications
Strong expertise in Unified Power Format (UPF) and power-aware verification methodologies. Proven track record of successful tapeouts and post-silicon debug. Proficiency in C++/Python for firmware interaction and test content generation. Background in computer vision, multimedia, or video processing hardware. Experience working in large matrixed organizations and interacting with senior leadership. Demonstrated technical leadership in cross-functional teams. Additional Qualifications
Minimum qualifications (alternate wording): Bachelor’s degree in Computer or Electrical Engineering, Computer Science, or related field and 6+ years of Software Engineering, Hardware Engineering, Systems Engineering, or related experience; OR Master’s degree and 5+ years; OR PhD and 4+ years. EEO and Benefits
Qualcomm is an equal opportunity employer. Qualcomm is committed to providing an accessible process for applicants with disabilities. Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification. Pay range and other compensation: $179,000.00 - $268,400.00. Salary is one component of total compensation along with an annual discretionary bonus program and potential RSU grants. We offer a comprehensive benefits package. For more information, our recruiter can discuss offerings and benefits details.
#J-18808-Ljbffr