SPACE EXPLORATION TECHNOLOGIES CORP
Design Verification Engineer (Silicon Engineering)
SPACE EXPLORATION TECHNOLOGIES CORP, Irvine, California, United States, 92713
Overview
Irvine, CA SpaceX was founded to expand humanity and enable human life on Mars. SpaceX is developing technologies to make this future possible, with Starlink as a key initiative to provide fast, reliable internet globally. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers, and the software that ties it together. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) We are seeking best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe. You will work with cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation) to develop cutting-edge next-generation ASICs for space and ground infrastructure. These chips will enable connectivity in places previously unavailable, affordable, or reliable, expanding Starlink’s performance and capabilities. Responsibilities
Responsible for digital ASIC verification at block and system level Write and review test plans, develop test harnesses and test sequences Develop SystemVerilog testbench infrastructure (both UVM and non-UVM) for testing designs, including DSP blocks Responsible for test plan execution, running regressions, code and functional coverage closure Automate test case generation using Python and MATLAB Contribute toward pre-silicon verification, chip bring-up, and post-silicon validation Be a hands-on self-starter who can execute the steps required to fully verify a complex digital design BASIC QUALIFICATIONS
Bachelor’s degree in electrical engineering, computer science, or computer engineering 2+ years of experience with design verification and test bench development PREFERRED SKILLS AND EXPERIENCE
Advanced degree in electrical engineering or computer engineering Experience with verification methodologies such as UVM Strong object-oriented programming knowledge Strong problem-solving and coding skills Experience in constrained random verification Expertise in developing test plans, implementing coverage models, and analyzing results Experience with scripting languages, e.g., Python for automation RTL design, chip bring-up, and post-silicon validation experience Ability to work in a dynamic environment with changing needs and requirements ADDITIONAL REQUIREMENTS
Must be willing to work extended hours and weekends as needed COMPENSATION AND BENEFITS
Pay range: Design Verification Engineer/Level I: $120,000 - $145,000 per year Pay range: Design Verification Engineer/Level II: $140,000 - $170,000 per year Your actual level and base salary will be determined on a case-by-case basis based on job-related knowledge, education, and experience Base salary is part of a total rewards package including potential stock, bonuses, and other benefits (medical, vision, dental, 401(k), disability, life insurance, parental leave, vacation and holidays) Note: SpaceX is an Equal Opportunity Employer. To conform to export regulations, eligibility may be required for certain roles (e.g., ITAR). Applicants may be asked to provide information to support equal opportunity and regulatory compliance. SpaceX is an Equal Opportunity Employer; employment is based on merit, competence and qualifications and is not influenced by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, or any other legally protected status.
#J-18808-Ljbffr
Irvine, CA SpaceX was founded to expand humanity and enable human life on Mars. SpaceX is developing technologies to make this future possible, with Starlink as a key initiative to provide fast, reliable internet globally. We design, build, test, and operate all parts of the system – thousands of satellites, consumer receivers, and the software that ties it together. DESIGN VERIFICATION ENGINEER (SILICON ENGINEERING) We are seeking best-in-class engineers to help maximize Starlink’s utility for communities and businesses around the globe. You will work with cross-disciplinary teams (systems, firmware, architecture, design, validation, product engineering, ASIC implementation) to develop cutting-edge next-generation ASICs for space and ground infrastructure. These chips will enable connectivity in places previously unavailable, affordable, or reliable, expanding Starlink’s performance and capabilities. Responsibilities
Responsible for digital ASIC verification at block and system level Write and review test plans, develop test harnesses and test sequences Develop SystemVerilog testbench infrastructure (both UVM and non-UVM) for testing designs, including DSP blocks Responsible for test plan execution, running regressions, code and functional coverage closure Automate test case generation using Python and MATLAB Contribute toward pre-silicon verification, chip bring-up, and post-silicon validation Be a hands-on self-starter who can execute the steps required to fully verify a complex digital design BASIC QUALIFICATIONS
Bachelor’s degree in electrical engineering, computer science, or computer engineering 2+ years of experience with design verification and test bench development PREFERRED SKILLS AND EXPERIENCE
Advanced degree in electrical engineering or computer engineering Experience with verification methodologies such as UVM Strong object-oriented programming knowledge Strong problem-solving and coding skills Experience in constrained random verification Expertise in developing test plans, implementing coverage models, and analyzing results Experience with scripting languages, e.g., Python for automation RTL design, chip bring-up, and post-silicon validation experience Ability to work in a dynamic environment with changing needs and requirements ADDITIONAL REQUIREMENTS
Must be willing to work extended hours and weekends as needed COMPENSATION AND BENEFITS
Pay range: Design Verification Engineer/Level I: $120,000 - $145,000 per year Pay range: Design Verification Engineer/Level II: $140,000 - $170,000 per year Your actual level and base salary will be determined on a case-by-case basis based on job-related knowledge, education, and experience Base salary is part of a total rewards package including potential stock, bonuses, and other benefits (medical, vision, dental, 401(k), disability, life insurance, parental leave, vacation and holidays) Note: SpaceX is an Equal Opportunity Employer. To conform to export regulations, eligibility may be required for certain roles (e.g., ITAR). Applicants may be asked to provide information to support equal opportunity and regulatory compliance. SpaceX is an Equal Opportunity Employer; employment is based on merit, competence and qualifications and is not influenced by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, or any other legally protected status.
#J-18808-Ljbffr