Cynet systems Inc
Responsibilities
Design, implement, and verify FPGA solutions for AI GPU cards. Collaborate with Server Teams, including BIOS, BMC, Platform, and Validation, to enable features and resolve technical issues. Review platform schematics and BMC codebase to integrate FPGA features into server platforms. Track, document, and report testing progress and maintain accurate technical documentation. Perform lab activities such as device installation (e.g., PCIe card insertion) and data collection using I2C/SPI analyzers and oscilloscopes. Requirements
Proficiency in Verilog and/or SystemVerilog. Strong experience in RTL design for FPGA or ASIC. Hands-on experience with FPGA synthesis, timing closure, simulation, and hardware bring-up. Familiarity with scripting and programming languages such as Python, TCL, Bash, C, and Makefile. Understanding of communication protocols such as SPI, I2C, AXI, QSPI, and USB. Experience using lab equipment including logic analyzers and oscilloscopes. Excellent verbal and written communication skills in XX. Ability to work independently with minimal supervision and effectively in a team environment. Familiarity with Server CPU/GPU platforms is a plus. Qualifications and Education
Bachelor’s degree or higher in Electrical Engineering, Computer Engineering, Electronics, Computer Science, or a related field. Minimum of 4 years of experience in FPGA design and hardware bring-up.
#J-18808-Ljbffr
Design, implement, and verify FPGA solutions for AI GPU cards. Collaborate with Server Teams, including BIOS, BMC, Platform, and Validation, to enable features and resolve technical issues. Review platform schematics and BMC codebase to integrate FPGA features into server platforms. Track, document, and report testing progress and maintain accurate technical documentation. Perform lab activities such as device installation (e.g., PCIe card insertion) and data collection using I2C/SPI analyzers and oscilloscopes. Requirements
Proficiency in Verilog and/or SystemVerilog. Strong experience in RTL design for FPGA or ASIC. Hands-on experience with FPGA synthesis, timing closure, simulation, and hardware bring-up. Familiarity with scripting and programming languages such as Python, TCL, Bash, C, and Makefile. Understanding of communication protocols such as SPI, I2C, AXI, QSPI, and USB. Experience using lab equipment including logic analyzers and oscilloscopes. Excellent verbal and written communication skills in XX. Ability to work independently with minimal supervision and effectively in a team environment. Familiarity with Server CPU/GPU platforms is a plus. Qualifications and Education
Bachelor’s degree or higher in Electrical Engineering, Computer Engineering, Electronics, Computer Science, or a related field. Minimum of 4 years of experience in FPGA design and hardware bring-up.
#J-18808-Ljbffr