Safran Group
Job Overview
Press Tab to Move to Skip to Content Link
Select how often (in days) to receive an alert:
ABOUT OUR MISSION:
Join the forefront of innovation and make an impact at Safran Defense & Space, Inc.!
Safran Defense & Space Inc. (Safran DSI), headquartered in Arlington, Va., is a leading U.S. aerospace company dedicated to supporting national defense and space missions. As a trusted partner to the U.S. armed forces, government agencies, and commercial sectors, Safran DSI delivers advanced technology solutions through its specialized business units: Assured PNT, Attollo Engineering, Geospatial AI, Optronics, Space Solutions, and Testing & Telemetry.
Attollo Engineering is a designer and manufacturer of cutting‑edge infrared cameras and laser sensor systems for defense and industrial applications. Leveraging extensive expertise in the electro‑optical market, systems design, and packaging, Attollo delivers superior solutions for system integrators, original equipment manufacturers, and custom applications. Their commitment to quality engineering empowers Safran DSI to provide innovative and reliable technology to its partners.
If you’re ready to join our mission and serve those who serve, Safran DSI is the perfect place for you to take your career to the next level. Make a real difference and be part of something extraordinary. Apply now and help us build the future of defense and space.
Position Profile As a layout design engineer at Attollo Engineering, you will play a crucial role in the development and verification of advanced analog and mixed‑signal CMOS integrated circuits for high‑performance imaging and sensing applications.
Responsibilities
Create CMOS mixed‑signal circuit layouts for imaging and sensor systems optimized for low noise, low power and high‑speed performance.
Develop strategies for efficient layout implementation of small cells as well as top‑level designs with complex hierarchy.
Perform IC layout verification with respect to functionality and manufacturability using industry‑standard EDA tools.
Collaborate with cross‑functional teams, including senior IC designers, systems engineers, photonics experts, and test engineers, to ensure seamless integration and performance of ROICs.
Participate in prototype testing, validation, and debugging of fabricated ROICs.
Document design processes, test results, and lessons learned to support future projects.
Perform other duties as assigned.
What you’ll need to be successful
Bachelor’s or Master’s in Electrical Engineering or equivalent qualification.
Experience in layout implementation of analog and mixed‑signal integrated circuit design, expertise in ROICs preferred.
Proficiency with EDA tools such as Cadence, Siemens or equivalent.
Solid understanding of CMOS technology, low‑noise layout implementation techniques, and signal‑chain analysis.
Experience with imaging sensors, such as IR or visible imaging technologies, with space environments, and/or with advanced ROIC nodes (90 nm, 65 nm and smaller) is highly desirable.
Strong problem‑solving skills and the ability to work independently and collaboratively in a fast‑paced environment.
Good communication skills for effective collaboration and technical reporting.
Requires U.S. Citizenship or Permanent Resident Status.
Ideally, you’ll also have
Experience working in an ITAR environment.
Travel Little travel is expected for this position, although some out‑of‑area and overnight travel may be required.
Salary Range $80,000‑$140,000 annual salary, plus participation in an individual performance bonus plan.
Reasonable accommodations may be made to enable individuals with disabilities to perform the essential functions of the role.
EOE/AA/M/F/Vets – US Protected Individual status required (US citizen, lawful permanent resident, asylee, refugee or temporary resident (as defined at 8 USC 1160(a)).
Nearest Major Market: Ventura Nearest Secondary Market: Oxnard
#J-18808-Ljbffr
Select how often (in days) to receive an alert:
ABOUT OUR MISSION:
Join the forefront of innovation and make an impact at Safran Defense & Space, Inc.!
Safran Defense & Space Inc. (Safran DSI), headquartered in Arlington, Va., is a leading U.S. aerospace company dedicated to supporting national defense and space missions. As a trusted partner to the U.S. armed forces, government agencies, and commercial sectors, Safran DSI delivers advanced technology solutions through its specialized business units: Assured PNT, Attollo Engineering, Geospatial AI, Optronics, Space Solutions, and Testing & Telemetry.
Attollo Engineering is a designer and manufacturer of cutting‑edge infrared cameras and laser sensor systems for defense and industrial applications. Leveraging extensive expertise in the electro‑optical market, systems design, and packaging, Attollo delivers superior solutions for system integrators, original equipment manufacturers, and custom applications. Their commitment to quality engineering empowers Safran DSI to provide innovative and reliable technology to its partners.
If you’re ready to join our mission and serve those who serve, Safran DSI is the perfect place for you to take your career to the next level. Make a real difference and be part of something extraordinary. Apply now and help us build the future of defense and space.
Position Profile As a layout design engineer at Attollo Engineering, you will play a crucial role in the development and verification of advanced analog and mixed‑signal CMOS integrated circuits for high‑performance imaging and sensing applications.
Responsibilities
Create CMOS mixed‑signal circuit layouts for imaging and sensor systems optimized for low noise, low power and high‑speed performance.
Develop strategies for efficient layout implementation of small cells as well as top‑level designs with complex hierarchy.
Perform IC layout verification with respect to functionality and manufacturability using industry‑standard EDA tools.
Collaborate with cross‑functional teams, including senior IC designers, systems engineers, photonics experts, and test engineers, to ensure seamless integration and performance of ROICs.
Participate in prototype testing, validation, and debugging of fabricated ROICs.
Document design processes, test results, and lessons learned to support future projects.
Perform other duties as assigned.
What you’ll need to be successful
Bachelor’s or Master’s in Electrical Engineering or equivalent qualification.
Experience in layout implementation of analog and mixed‑signal integrated circuit design, expertise in ROICs preferred.
Proficiency with EDA tools such as Cadence, Siemens or equivalent.
Solid understanding of CMOS technology, low‑noise layout implementation techniques, and signal‑chain analysis.
Experience with imaging sensors, such as IR or visible imaging technologies, with space environments, and/or with advanced ROIC nodes (90 nm, 65 nm and smaller) is highly desirable.
Strong problem‑solving skills and the ability to work independently and collaboratively in a fast‑paced environment.
Good communication skills for effective collaboration and technical reporting.
Requires U.S. Citizenship or Permanent Resident Status.
Ideally, you’ll also have
Experience working in an ITAR environment.
Travel Little travel is expected for this position, although some out‑of‑area and overnight travel may be required.
Salary Range $80,000‑$140,000 annual salary, plus participation in an individual performance bonus plan.
Reasonable accommodations may be made to enable individuals with disabilities to perform the essential functions of the role.
EOE/AA/M/F/Vets – US Protected Individual status required (US citizen, lawful permanent resident, asylee, refugee or temporary resident (as defined at 8 USC 1160(a)).
Nearest Major Market: Ventura Nearest Secondary Market: Oxnard
#J-18808-Ljbffr