Senior DDR IP Applications Engineer Presales Leader

A global electronic design automation company seeks a Senior Applications Engineer for DDR Design IP in San Jose, CA. This role involves supporting technical presales, conducting simulations, and presenting solutions to customers. Candidates should have a BS/MS in EE, knowledge of Verilog HDL, and excellent presentation skills. The annual salary range is $84,000 to $156,000, with competitive benefits and incentive compensation. #J-18808-Ljbffr