Synopsys Inc
We Are:
At Synopsys, we drive innovation in chip design, verification, and IP integration—powering the future of smart technology, from AI to self-driving cars. Join us to transform the world through continuous advancement.
You Are: You’re a seasoned technical leader with deep expertise in ASIC/SoC design flows, multiple tape‑outs, and silicon bring‑up. You thrive on solving complex challenges, mentoring engineers, and collaborating with customers. Your knowledge spans protocols like PCIe/CXL, DDR, UCIe, and you’re skilled in advanced technology nodes and 2.5D/3D IC packaging. You communicate well, take ownership, and drive technical excellence in every project.
What You’ll Be Doing:
Lead technical strategy and mentor engineering teams
Architect and support UCIe IP integration in customer SOCs
Resolve design and debug issues during integration and tape‑out
Drive post‑silicon validation and bring‑up
Create technical collateral and training materials
Collaborate with R&D to support new IP and influence product direction
The Impact You Will Have:
Accelerate customer time‑to‑market for SOC products
Reduce project risk through expert technical support
Shape future Synopsys IP with critical feedback
Advance methodologies and team knowledge
Drive innovation in cutting‑edge silicon markets
Support customer success and satisfaction
What You’ll Need:
BSc/MSc in Electrical Engineering or related field
15+ years of SOC design or applications experience
Proven tape‑out and silicon bring‑up expertise
Strong protocol and EDA tool knowledge
Leadership and customer‑facing experience
Who You Are:
Innovative, collaborative, and communicative
Proactive problem‑solver and mentor
Detail‑oriented and analytical
The Team You’ll Be A Part Of: Work with a talented, diverse team at the forefront of SOC innovation, collaborating closely with R&D and customers to deliver world‑class silicon solutions.
Seniority level: Mid‑Senior level
Employment type: Full‑time
Job function: Design, Consulting, and Engineering
Industries: Semiconductor Manufacturing, Software Development, and Computer Hardware Manufacturing
#J-18808-Ljbffr
You Are: You’re a seasoned technical leader with deep expertise in ASIC/SoC design flows, multiple tape‑outs, and silicon bring‑up. You thrive on solving complex challenges, mentoring engineers, and collaborating with customers. Your knowledge spans protocols like PCIe/CXL, DDR, UCIe, and you’re skilled in advanced technology nodes and 2.5D/3D IC packaging. You communicate well, take ownership, and drive technical excellence in every project.
What You’ll Be Doing:
Lead technical strategy and mentor engineering teams
Architect and support UCIe IP integration in customer SOCs
Resolve design and debug issues during integration and tape‑out
Drive post‑silicon validation and bring‑up
Create technical collateral and training materials
Collaborate with R&D to support new IP and influence product direction
The Impact You Will Have:
Accelerate customer time‑to‑market for SOC products
Reduce project risk through expert technical support
Shape future Synopsys IP with critical feedback
Advance methodologies and team knowledge
Drive innovation in cutting‑edge silicon markets
Support customer success and satisfaction
What You’ll Need:
BSc/MSc in Electrical Engineering or related field
15+ years of SOC design or applications experience
Proven tape‑out and silicon bring‑up expertise
Strong protocol and EDA tool knowledge
Leadership and customer‑facing experience
Who You Are:
Innovative, collaborative, and communicative
Proactive problem‑solver and mentor
Detail‑oriented and analytical
The Team You’ll Be A Part Of: Work with a talented, diverse team at the forefront of SOC innovation, collaborating closely with R&D and customers to deliver world‑class silicon solutions.
Seniority level: Mid‑Senior level
Employment type: Full‑time
Job function: Design, Consulting, and Engineering
Industries: Semiconductor Manufacturing, Software Development, and Computer Hardware Manufacturing
#J-18808-Ljbffr