Cadence Design Systems
FPGA Emulation Architect — High-Performance Prototyping
Cadence Design Systems, San Jose, California, United States, 95199
A leading technology company in California is seeking a Senior Compiler Engineer to enhance the Protium compiler's performance. The role requires extensive experience in C++ programming and a strong background in Emulation and Prototyping. Candidates should possess a Bachelor’s degree in a relevant field and have at least 12 years of experience. The position offers a competitive salary range of $169,400 to $314,600, along with various benefits including a 401(k) plan and paid vacation.
#J-18808-Ljbffr