NVIDIA
Join to apply for the
Senior System Verification Engineer
role at
NVIDIA .
NVIDIA is looking for a Senior System Verification Engineer to join our Emulation division. We are a worldwide recognized division noted for groundbreaking technology. We are a work‑flex, family and diverse team! NVIDIA invented the GPU in 1999, accelerating the growth of the PC gaming market, redefining modern computer graphics, and revolutionizing parallel computing. More recently, GPU deep learning ignited modern AI— the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new adventurous opportunities that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Join us today!
What You Will Be Doing
Support multiple emulation environments using the latest emulation techniques (C/C++ DPI Transactors, SV assertions, Coverage, Power Estimation, SpeedBridges, Accelerated UVM Testbenches).
Bring up GPUs, SOCs, Switch, NIC on emulation, root causing system level test fails and emulator environment issues.
Bring‑up and verify high speed protocols like PCIe/CXL/NVLINK/IB/Ethernet etc… and low speed protocols like I2C/I3C/SPI/UART.
Bring‑up/debug issues related to CPU and GPU coherency.
Collaborate continually with Design, DV, Power, Silicon Validation, Performance, and Software teams.
Lead emulation vendors to debug issues using various tools.
Write monitors and checkers that aid debug in HW test issues and FW/SW bring‑up.
What We Need To See
M.S. or equivalent experience in Electrical Engineering, Computer Science, Computer Engineering, or related field.
8+ years of proven experience.
Proficiency in Verilog and/or VHDL, C/C++, and SystemVerilog.
Protocol knowledge of at least one of the high‑speed interfaces: PCIe/CXL/NVLINK/IB/Ethernet etc ….
Good to have: low‑speed protocols like I2C/I3C/SPI/UART and BMC interaction in server platforms.
Working knowledge of CPU‑GPU coherency.
Experience with UVM verification environments and scripting with Perl, Python, and C/C++ is essential.
Familiarity with hierarchical design approach, top‑down design, SoC and system level verification.
Candidates will be working on‑site at our Santa Clara, CA location.
Seniority level Mid‑Senior level
Employment type Full‑time
Job function Computer Hardware Manufacturing, Software Development, and Computers and Electronics Manufacturing
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is $168,000 USD – $264,500 USD for Level 4, and $196,000 USD – $310,500 USD for Level 5. You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until August 18, 2025.
Referrals increase your chances of interviewing at NVIDIA by 2x.
NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status, or any other characteristic protected by law.
#J-18808-Ljbffr
Senior System Verification Engineer
role at
NVIDIA .
NVIDIA is looking for a Senior System Verification Engineer to join our Emulation division. We are a worldwide recognized division noted for groundbreaking technology. We are a work‑flex, family and diverse team! NVIDIA invented the GPU in 1999, accelerating the growth of the PC gaming market, redefining modern computer graphics, and revolutionizing parallel computing. More recently, GPU deep learning ignited modern AI— the next era of computing. NVIDIA is a “learning machine” that constantly evolves by adapting to new adventurous opportunities that matter to the world. This is our life’s work, to amplify human imagination and intelligence. Join us today!
What You Will Be Doing
Support multiple emulation environments using the latest emulation techniques (C/C++ DPI Transactors, SV assertions, Coverage, Power Estimation, SpeedBridges, Accelerated UVM Testbenches).
Bring up GPUs, SOCs, Switch, NIC on emulation, root causing system level test fails and emulator environment issues.
Bring‑up and verify high speed protocols like PCIe/CXL/NVLINK/IB/Ethernet etc… and low speed protocols like I2C/I3C/SPI/UART.
Bring‑up/debug issues related to CPU and GPU coherency.
Collaborate continually with Design, DV, Power, Silicon Validation, Performance, and Software teams.
Lead emulation vendors to debug issues using various tools.
Write monitors and checkers that aid debug in HW test issues and FW/SW bring‑up.
What We Need To See
M.S. or equivalent experience in Electrical Engineering, Computer Science, Computer Engineering, or related field.
8+ years of proven experience.
Proficiency in Verilog and/or VHDL, C/C++, and SystemVerilog.
Protocol knowledge of at least one of the high‑speed interfaces: PCIe/CXL/NVLINK/IB/Ethernet etc ….
Good to have: low‑speed protocols like I2C/I3C/SPI/UART and BMC interaction in server platforms.
Working knowledge of CPU‑GPU coherency.
Experience with UVM verification environments and scripting with Perl, Python, and C/C++ is essential.
Familiarity with hierarchical design approach, top‑down design, SoC and system level verification.
Candidates will be working on‑site at our Santa Clara, CA location.
Seniority level Mid‑Senior level
Employment type Full‑time
Job function Computer Hardware Manufacturing, Software Development, and Computers and Electronics Manufacturing
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is $168,000 USD – $264,500 USD for Level 4, and $196,000 USD – $310,500 USD for Level 5. You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until August 18, 2025.
Referrals increase your chances of interviewing at NVIDIA by 2x.
NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status, or any other characteristic protected by law.
#J-18808-Ljbffr