Phase2 Technology
Parametric Test Engineer, Texas Institute for Electronics
Phase2 Technology, Austin, Texas, us, 78716
Parametric Test Engineer, Texas Institute for Electronics
About Us
The Texas Institute for Electronics (TIE) is a University of Texas at Austin‑supported semiconductor consortium of state and local government, defense companies, national labs and academic institutions. TIE’s mission is to develop a state‑of‑the‑art 3D heterogeneous integration manufacturing roadmap and provide pilot manufacturing capabilities to meet national security needs and spur economic growth.
We are building cutting‑edge semiconductor manufacturing equipment and processes in Austin, Texas, backed by over $1 billion in funding from the U.S. DoD and the State of Texas.
Purpose The DC Parametric Test Engineer / Senior Parametric Test Engineer will develop and execute test methodologies to evaluate semiconductor devices’ electrical parameters. Working with SMUs, switch matrices, and wafer probing systems, the role ensures accurate and efficient testing, data analysis, scripting, and continuous improvement.
Responsibilities
Develop and implement DC parametric test procedures using SMUs, switch matrices, and wafer probing equipment.
Collaborate cross‑functionally to define test requirements and align with project objectives.
Perform data analysis on test results, using Python for automation of data collection and processing.
Apply statistical techniques (gauge R&R, hypothesis testing, regression analysis) to assess test accuracy and reliability.
Troubleshoot and resolve issues related to test equipment and procedures.
Document test methodologies, results, and analysis to support knowledge sharing and continuous improvement initiatives.
Other related functions as assigned.
Required Qualifications Parametric Test Engineer
Bachelor’s degree in electrical engineering, electronics, or a related field and at least four years of proven DC parametric testing experience in the semiconductor industry.
Senior Parametric Test Engineer
Master’s degree in electrical engineering, electronics, or a related field and at least six years of proven DC parametric testing experience in the semiconductor industry.
For All Levels
Proficiency operating SMUs, switch matrices, and wafer probing systems.
Strong data analysis skills with scripting experience in Python or similar.
Solid understanding of statistical analysis methods (gauge R&R, hypothesis testing, regression analysis).
Excellent problem‑solving abilities and attention to detail.
Strong communication skills and ability to collaborate in a team environment.
Preferred Qualifications
Master’s degree or higher in electrical engineering, electronics, or a related field.
More than six years of proven DC parametric testing experience in the semiconductor industry.
Database experience.
Familiarity with semiconductor device physics and fabrication processes.
Knowledge of data visualization tools and techniques.
Benefits
Competitive health benefits (employee premiums 100%, family premiums 50%).
Voluntary vision, dental, life, and disability insurance options.
Generous paid vacation, sick time, and holidays.
Teacher Retirement System of Texas with 8.25% employer match.
Additional voluntary retirement programs: TSP 403(b) and Deferred Compensation 457(b).
Flexible spending accounts for medical and childcare expenses.
Free LinkedIn Learning access, professional conference opportunities, tuition assistance.
Expansive employee discount program including athletic tickets.
Free access to UT Austin libraries and museums with staff ID.
Free rides on all UT Shuttle and Austin CapMetro buses with staff ID card.
Working Conditions
Uniforms and/or personal protective equipment (furnished).
Standard office conditions, electrical and mechanical hazards.
Repetitive keyboard use at a workstation.
Manual dexterity required (e.g., using a mouse).
Required Materials
Resume/CV.
Three work references with contact information; at least one supervisory reference.
Equal Opportunity Employer The University of Texas at Austin, as an equal opportunity/affirmative action employer, complies with all applicable federal and state non‑discrimination laws and policies, ensuring a workplace free from bias on the basis of race, color, national origin, age, marital status, sex, sexual orientation, gender identity, disability, religion, or veteran status.
#J-18808-Ljbffr
We are building cutting‑edge semiconductor manufacturing equipment and processes in Austin, Texas, backed by over $1 billion in funding from the U.S. DoD and the State of Texas.
Purpose The DC Parametric Test Engineer / Senior Parametric Test Engineer will develop and execute test methodologies to evaluate semiconductor devices’ electrical parameters. Working with SMUs, switch matrices, and wafer probing systems, the role ensures accurate and efficient testing, data analysis, scripting, and continuous improvement.
Responsibilities
Develop and implement DC parametric test procedures using SMUs, switch matrices, and wafer probing equipment.
Collaborate cross‑functionally to define test requirements and align with project objectives.
Perform data analysis on test results, using Python for automation of data collection and processing.
Apply statistical techniques (gauge R&R, hypothesis testing, regression analysis) to assess test accuracy and reliability.
Troubleshoot and resolve issues related to test equipment and procedures.
Document test methodologies, results, and analysis to support knowledge sharing and continuous improvement initiatives.
Other related functions as assigned.
Required Qualifications Parametric Test Engineer
Bachelor’s degree in electrical engineering, electronics, or a related field and at least four years of proven DC parametric testing experience in the semiconductor industry.
Senior Parametric Test Engineer
Master’s degree in electrical engineering, electronics, or a related field and at least six years of proven DC parametric testing experience in the semiconductor industry.
For All Levels
Proficiency operating SMUs, switch matrices, and wafer probing systems.
Strong data analysis skills with scripting experience in Python or similar.
Solid understanding of statistical analysis methods (gauge R&R, hypothesis testing, regression analysis).
Excellent problem‑solving abilities and attention to detail.
Strong communication skills and ability to collaborate in a team environment.
Preferred Qualifications
Master’s degree or higher in electrical engineering, electronics, or a related field.
More than six years of proven DC parametric testing experience in the semiconductor industry.
Database experience.
Familiarity with semiconductor device physics and fabrication processes.
Knowledge of data visualization tools and techniques.
Benefits
Competitive health benefits (employee premiums 100%, family premiums 50%).
Voluntary vision, dental, life, and disability insurance options.
Generous paid vacation, sick time, and holidays.
Teacher Retirement System of Texas with 8.25% employer match.
Additional voluntary retirement programs: TSP 403(b) and Deferred Compensation 457(b).
Flexible spending accounts for medical and childcare expenses.
Free LinkedIn Learning access, professional conference opportunities, tuition assistance.
Expansive employee discount program including athletic tickets.
Free access to UT Austin libraries and museums with staff ID.
Free rides on all UT Shuttle and Austin CapMetro buses with staff ID card.
Working Conditions
Uniforms and/or personal protective equipment (furnished).
Standard office conditions, electrical and mechanical hazards.
Repetitive keyboard use at a workstation.
Manual dexterity required (e.g., using a mouse).
Required Materials
Resume/CV.
Three work references with contact information; at least one supervisory reference.
Equal Opportunity Employer The University of Texas at Austin, as an equal opportunity/affirmative action employer, complies with all applicable federal and state non‑discrimination laws and policies, ensuring a workplace free from bias on the basis of race, color, national origin, age, marital status, sex, sexual orientation, gender identity, disability, religion, or veteran status.
#J-18808-Ljbffr