ASIC Implementation Engineer - Timing
Meta - Austin, Texas, us, 78716
Work at Meta
Overview
- View job
Overview
ASIC Implementation Engineer - Timing
role at
Meta 2 weeks ago Be among the first 25 applicants Join to apply for the
ASIC Implementation Engineer - Timing
role at
Meta Get AI-powered advice on this job and more exclusive features. This range is provided by Meta. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more. Base pay range
$142,000.00/yr - $203,000.00/yr Meta is hiring ASIC Frontend Implementation Engineers within our Infrastructure organization. We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications.
ASIC Implementation Engineer - Timing Responsibilities:
Develop Timing Constraints for RTL-Synthesis and PrimeTime-STA for the blocks and the top-level including SOC. Analyze the inter-block timing and come up with IO budgets for the various partition blocks Develop SOC Timing Full chip Flat & Hierarchical Constraints for Functional & DFT Modes Perform STA for full chip and Physical partition blocks using PrimeTime Run Logic/Physical Synthesis using advanced optimization techniques and generate optimized Gate Level Netlist for Timing, Area, Power Developing Automation scripts and Methodology for all FE-tools including ( Synthesis, STA) Work closely with the Design Engineers, DV Engineers, Emulation Engineers in supporting them with the handoff tasks. Interact with Physical Design Engineers and provide them with timing/congestion feedback
Minimum Qualifications:
Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience 6+ years of experience with STA tools Experience with developing full chip flat & hierarchical timing constraints Experience with AOCV/POCV timing analysis , SI noise analysis Experience with running Static Timing Analysis for full chip using DMSA Knowledge of front-end and back-end ASIC flows Experience with communicating across functional internal teams and vendors
Preferred Qualifications:
Experience with SOC Design Integration & Front End Implementation Experience with Front End Synthesis tools such as Design Compiler, Genus Experience with Back End PD tools such as Fusion Compiler, Innovus Experience with Understanding RTL design using SystemVerilog or other HDL Experience with EDA tools and scripting languages (Python, TCL) used to build tools and flows Knowledge of Timing/physical libraries, SRAM Memories
About Meta:
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.
Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at accommodations-ext@fb.com.
$142,000/year to $203,000/year + bonus + equity + benefits
Individual compensation is determined by skills, qualifications, experience, and location. Compensation details listed in this posting reflect the base hourly rate, monthly rate, or annual salary only, and do not include bonus, equity or sales incentives, if applicable. In addition to base compensation, Meta offers benefits. Learn more about benefits at Meta. Seniority level
Seniority level Not Applicable Employment type
Employment type Full-time Job function
Job function Information Technology Industries Technology, Information and Internet Referrals increase your chances of interviewing at Meta by 2x Sign in to set job alerts for “Implementation Engineer” roles.
Austin, TX $40,000.00-$50,000.00 1 month ago Austin, TX $105,000.00-$150,000.00 1 week ago Austin, TX $90,000.00-$130,000.00 1 month ago Support Experience Engineer - Tools & Automation, WhatsApp Operations
Austin, TX $147,000.00-$203,000.00 3 days ago Austin, TX $120,000.00-$150,000.00 7 months ago Austin, TX $75,000.00-$81,000.00 1 week ago Austin, TX $145,000.00-$165,000.00 2 months ago Austin, TX $60,000.00-$140,000.00 5 days ago Austin, TX $117,000.00-$173,000.00 2 days ago Engineering & Product - Interested in future opportunities?
Austin, Texas Metropolitan Area 1 year ago Austin, TX $20,000.00-$30,000.00 3 days ago Austin, TX $14,000.00-$25,000.00 2 weeks ago Austin, TX $160,000.00-$180,000.00 3 weeks ago Operations Engineer, Operations Engineering
Austin, TX $68,900.00-$126,400.00 6 days ago Technical Support Engineer (Central/Mtn)
Austin, TX $104,960.00-$157,440.00 3 days ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr