Principal Engineer - Analog Design (Networking)
FHLB Des Moines - Chandler, Arizona, United States, 85249
Work at FHLB Des Moines
Overview
- View job
Overview
Aggregate System
and it’s won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you. Visit our careers page to see what exciting opportunities and company perks await! Job Description: The Networking and Connectivity Solutions (NCS) team within Microchip Technology Inc. is looking for a highly skilled Principal Analog Design Engineer in either of our Chandler, AZ or Austin, TX offices that can contribute to the architecture, design, and verification of high frequency (up to 10Gbps) physical layer interfaces for Ethernet and Universal Serial Bus (USB) standards. The candidate should be a self-driven individual who is capable and excited to learn about new technologies. Job responsibilities and duties include: Perform design and verification for high-speed transceiver circuits such as Transmitter drivers and serializers, Receiver amplifiers/PGAs and de-serializers, ADCs, CDRs, PLLs, DLLs, etc. This requires system and transistor-level design and verification utilizing mixed-mode simulation methods across full PVT corner models.
Interface directly with and support Applications, Product and Test Engineering, Validation, Layout and other design support organizations.
Validate and debug silicon products within a lab environment in support of a production release schedule
Operate effectively in a global team environment while contributing to the team’s success.
Requirements/Qualifications: Job requirements are as follows: BSEE with minimum of 10 years of industry experience, or MSEE (strongly preferred) with 8 years of industry experience
6+ years of experience with Cadence Virtuoso IC design environment including Spectre/AMS Simulation Platform.
Knowledgeable in the art of low-power and high-speed design techniques with exposure in SERDES/transceiver related analog blocks (>1GHz PLL, ADCs, DACs, CDRs, Serializer/Deserializer, etc..).
Knowledgeable in device physics and advanced processing nodes (including FinFET), especially regarding layout techniques, layout dependent effects, device aging, and self-heating.
Experience in Verilog HDL/A/AMS preferred, but not required
Excellent technical, verbal, and interpersonal skills.
Ability and willingness to work on multiple projects and technologies at any given time.
Travel Time: 0% - 25%
Physical Attributes: Hearing, Seeing, Talking, Works Alone, Works Around Others
Physical Requirements: 80% Sitting, 20% Standing/Walking, 100% Inside Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.
For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster . To all recruitment agencies :
Microchip Technology Inc.
does not
accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes. Similar Jobs (1)
Principal Design Engineer - USB Analog locations AZ - Chandler time type Full time posted on Posted 30+ Days Ago
#J-18808-Ljbffr