Get new jobs for this search by email
ASIC Design/Verification Engineer
Carlton National Resources - Wakefield 2 days ago
Job Title: ASIC Design/Verification Engineer Job ID: 563 City: Wakefield ...
More...
ASIC Design/Verification Engineer
Carlton National Resources - Wakefield, Massachusetts, us, 01880 3 days ago
Job Title:ASIC Design/Verification EngineerJob ID:563City:WakefieldState:Massach...
More...
Design Verification Engineer
Bayone - San Jose, California, United States, 95199 3 days ago
We have 1 opening in Austin and another opening in either San Jose or San Diego.**Hybrid 3 to 4 day per week**ReminderNO...
More...
Design Verification Lead Engineer
PDDN - Austin, Texas, us, 78716 3 days ago
Company DescriptionJob DescriptionRole:Design Verification Lead Engineer
Location:Austin, TX (Hybrid negotiabl...
More...
Design Verification Engineer
Bayone - San Jose 2 days ago
We have 1 opening in Austin and another opening in either San Jose or San Diego. **Hybrid 3 to 4 day per week** Reminder NO H1B or anyo...
More...
Design Verification Engineer
Kasmo Global - Milpitas, California, United States, 95035 3 days ago
Title: Design Verification Engineer
Austin, TX / Sunnyvale, CA
Onsite
Contract to HireResponsibilitiesDefine and implement IP/SoC ...
More...
Design Verification Engineer
Kasmo Global - San Francisco 2 days ago
Title : Design Verification Engineer Location : San Jose, C s a Design Verification Engineer, you will c...
More...
Design Verification Engineer
Kasmo Global - Milpitas 2 days ago
Title: Design Verification Engineer Austin, TX / Sunnyvale, CA Onsite Contract to Hire Responsibi...
More...
Go to next pageCarlton National Resources
Carlton National Resources - Wakefield
Work at Carlton National Resources
Job Title: ASIC Design/Verification Engineer
Job ID: 563
City: Wakefield
State: Massachusetts
Job Type: Full Time On-Site/Part Time On-Site/Full Time Remote/Part Time Remote/Full Time Hybrid
Position Overview: We are looking for an experienced ASIC Design/Verification Engineer with extensive expertise in design verification. Proficiency in HDL (VHDL/Verilog) and HVL (SystemVerilog), along with experience in SystemVerilog Assertions (SVA) and UVM, is essential.
Key Responsibilities: - Verify ASIC designs using VHDL/Verilog and SystemVerilog with coverage-driven methodologies.
- Implement SystemVerilog Assertions (SVA) and use UVM for thorough verification.
- Develop and monitor verification plans, refining strategies as necessary.
- Use scripting (Tcl, Python, Perl) to streamline verification workflows.
- Collaborate with design engineers to debug and ensure quality.
Required Qualifications: - 9+ years of experience in ASIC verification.
- Expertise in HDL and HVL languages, SystemVerilog Assertions, and UVM.
- Knowledge of industry-standard interfaces.
Preferred Skills: - Proficiency in scripting languages.
- Strong communication skills for collaborative verification efforts.
See details and apply
ASIC Design/Verification Engineer