Logo
Capgemini Engineering

Digital Design Verification Engineer

Capgemini Engineering, Santa Clara

Save Job

Capgemini Engineering provided pay range

This range is provided by Capgemini Engineering. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.

Base pay range

$124,620.00/yr - $187,740.00/yr

Direct message the job poster from Capgemini Engineering

About the Job You’re Considering

We’re looking for a collaborative Digital Design Verification Engineer to help shape the future of SoC development. In this role, you’ll contribute to the validation of high-performance ARM-based systems, working across digital domains. You’ll join a supportive team that values diverse perspectives, continuous learning, and innovative problem-solving.

Your Role

  • Develop and implement verification environments using SystemVerilog and UVM for IPs and SoCs with embedded CPUs.
  • Create detailed test plans and coverage metrics from design specifications and execute both block- and chip-level tests.
  • Collaborate with design engineers to analyze and resolve RTL and gate-level simulation issues.
  • Partner with architects to simulate real-world use cases and ensure system-level functionality.

Your Skills and Experience

  • Bachelor’s degree or higher in Electrical or Computer Engineering, with 5+ years of experience.
  • Deep expertise in SystemVerilog, UVM, and SV Assertions, with a strong foundation in Verilog-HDL and scripting.
  • Strong analytical and communication skills, with a self-driven, collaborative approach to problem-solving and automation using Python and PERL.

Seniority level

  • Seniority level

    Associate

Employment type

  • Employment type

    Full-time

Job function

  • Job function

    Engineering and Consulting
  • Industries

    Business Consulting and Services

Referrals increase your chances of interviewing at Capgemini Engineering by 2x

Inferred from the description for this job

401(k)

Disability insurance

Medical insurance

Vision insurance

Get notified when a new job is posted.

Sign in to set job alerts for “Design Verification Engineer” roles.

Sunnyvale, CA $111,000.00-$164,000.00 1 week ago

Atherton, CA $150,000.00-$200,000.00 5 months ago

Sunnyvale, CA $170,000.00-$240,000.00 1 week ago

Sunnyvale, CA $139,000.00-$200,000.00 1 week ago

Mountain View, CA $88,000.00-$165,500.00 1 year ago

Hardware Engineer, Platforms, University Graduate

Sunnyvale, CA $105,000.00-$151,000.00 2 weeks ago

Mountain View, CA $130,000.00-$160,000.00 1 month ago

Mountain View, CA $150,000.00-$230,000.00 1 month ago

Newark, CA $110,000.00-$130,000.00 2 weeks ago

Sunnyvale, CA $72,100.00-$114,700.00 2 weeks ago

Electrical Hardware Engineer (New Grad/Early Career)

Mountain View, CA $100,000.00-$143,000.00 2 months ago

Electrical Engineer, Abuse & Test Engineering

Sunnyvale, CA $139,000.00-$200,000.00 6 days ago

Milpitas, CA $90,000.00-$105,000.00 1 week ago

Palo Alto, CA $96,700.00-$120,900.00 2 weeks ago

Santa Clara, CA $178,651.44-$227,823.13 2 months ago

Fremont, CA $200,000.00-$210,000.00 3 weeks ago

Electrical Engineer, Battery and Charger

Santa Clara, CA $63,000.00-$142,000.00 3 months ago

San Mateo, CA $127,500.00-$212,500.00 1 week ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr