Microsoft
Join to apply for the
Senior Design Engineer
role at
Microsoft Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and is responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft’s over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide. We are looking for passionate engineers to help achieve that mission. We are looking for a
Senior Design Engineer
to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting‑edge technical environment. Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond. Responsibilities
Design high‑performance, high‑bandwidth Compute and Network‑on‐Chip components for AI SoCs. Specify microarchitecture, write Register Transfer Level (RTL) code in Verilog/SystemVerilog, and conduct synthesis, lint, CDC, and functional verification. Integrate System‑on‑Chip (SoC) designs across subsystems and cooperate with architecture, verification, and physical design teams to ensure implementation meets specification. Required / Minimum Qualifications
Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience. OR Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience. OR Bachelor’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience. OR equivalent experience. 5+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/SystemVerilog, and Clock Domain Crossing (CDC)/Lint closure. 5+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SoC designs. 4+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade‑offs and Post‑Silicon Debug. 4+ years of experience designing Fabric/Network‑on‑Chip or Networking ASICs or Complex Control Logic. Other Requirements
Ability to meet Microsoft, customer and/or government security screening requirements. This includes the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter. This role requires access to information controlled for export under export control regulations. Candidates must provide citizenship or residency documentation for security clearance assessments. Additional / Preferred Qualifications
Experience with CPU or graphics core design. Complex algorithmic designs for AI usage. Script development. Silicon Engineering IC4 – The typical base pay range for this role across the U.S. is USD $119,800 – $234,700 per year. In the San Francisco Bay area and New York City metropolitan area the base pay range is USD $158,400 – $258,000 per year. Microsoft will accept applications for the role until Nov 6th, 2025. Microsoft is an equal opportunity employer. Consistent with applicable law, all qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.
#J-18808-Ljbffr
Senior Design Engineer
role at
Microsoft Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and is responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft’s over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide. We are looking for passionate engineers to help achieve that mission. We are looking for a
Senior Design Engineer
to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. The candidate must be a highly motivated self-starter who will thrive in this cutting‑edge technical environment. Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond. Responsibilities
Design high‑performance, high‑bandwidth Compute and Network‑on‐Chip components for AI SoCs. Specify microarchitecture, write Register Transfer Level (RTL) code in Verilog/SystemVerilog, and conduct synthesis, lint, CDC, and functional verification. Integrate System‑on‑Chip (SoC) designs across subsystems and cooperate with architecture, verification, and physical design teams to ensure implementation meets specification. Required / Minimum Qualifications
Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience. OR Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience. OR Bachelor’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience. OR equivalent experience. 5+ years expertise in Digital Design including microarchitecture specification development, RTL coding in Verilog/SystemVerilog, and Clock Domain Crossing (CDC)/Lint closure. 5+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SoC designs. 4+ years of experience in Synthesis, Timing constraints, Power, Performance, Area (PPA) trade‑offs and Post‑Silicon Debug. 4+ years of experience designing Fabric/Network‑on‑Chip or Networking ASICs or Complex Control Logic. Other Requirements
Ability to meet Microsoft, customer and/or government security screening requirements. This includes the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter. This role requires access to information controlled for export under export control regulations. Candidates must provide citizenship or residency documentation for security clearance assessments. Additional / Preferred Qualifications
Experience with CPU or graphics core design. Complex algorithmic designs for AI usage. Script development. Silicon Engineering IC4 – The typical base pay range for this role across the U.S. is USD $119,800 – $234,700 per year. In the San Francisco Bay area and New York City metropolitan area the base pay range is USD $158,400 – $258,000 per year. Microsoft will accept applications for the role until Nov 6th, 2025. Microsoft is an equal opportunity employer. Consistent with applicable law, all qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.
#J-18808-Ljbffr